



(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic>)

Patent Search

Invention Title	A SYSTEM FOR VLSI LAYOUT OPTIMIZATION IN CONNECTED AND PYRAMID NETWORKS USING DEEP LEARNING
Publication Number	40/2024
Publication Date	04/10/2024
Publication Type	INA
Application Number	202441071600
Application Filing Date	22/09/2024
Priority Number	
Priority Country	
Priority Date	
Field Of Invention	COMPUTER SCIENCE
Classification (IPC)	G06N0003080000, G06F0030390000, G06F0030392000, G06Q0050060000, G06Q0010040000

Inventor

Name	Address	Country
Ms.Arelli Shruthi	Assistant Professor, Department of Electronics and Communication Engineering, St Peter's Engineering College, Hyderabad, Telangana, India. Pin Code:500100	India
Dr.M.Sadees	Assistant Professor, Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Kattankulathur, Chengalpattu, Tamil Nadu, India. Pin Code:603203	India
Mr.Akula Trinadha Rao	Assistant Professor, Department of Electronics and Communication Engineering, KITS Akshar Institute of Technology, Yanamadala, Guntur District, Andhra Pradesh, India. Pin Code:522019	India
Dr.V.R.Seshagiri Rao	Assistant Professor, Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Dundigal, Hyderabad, Telangana, India. Pin Code:500043	India
Mrs.D.V.N. Bharathi	Assistant Professor, Department of ECE, SRKR Engineering College, Bhimavaram, West Godavari District, Andhra Pradesh, India. Pin Code:534204	India
Prof.M.Uma Devi	Professor, Department of Commerce and Management Studies, Andhra University, Visakhapatnam, Andhra Pradesh, India. Pin Code:530003	India
Dr.P.Deepa	Associate Professor, Department of Electronics and Instrumentation Engineering, St.Joseph's College of Engineering, Chennai, Tamil Nadu, India. Pin Code:600119	India
Dr.D.Rajendra Prasad	Professor & HOD, Department of ECE, St.Ann's College of Engineering & Technology, Chirala, Bapatla District, Andhra Pradesh, India. Pin Code:523187	India
Mr.M.Sreedhar	Assistant Professor Adhoc, Department of Electronics and Communication Engineering, JNTUA College of Engineering (Autonomous) Ananthapuramu, Andhra Pradesh, India. Pin Code:515002	India
Mrs.Devi.G	Assistant Professor, Department of Computer Science and Engineering, SNS College of Technology, Saravanampatti, Coimbatore, Tamil Nadu, India. Pin Code:641035	India

Applicant

Name	Address	Country
Ms.Arelli Shruthi	Assistant Professor, Department of Electronics and Communication Engineering, St Peter's Engineering College, Hyderabad, Telangana, India. Pin Code:500100	India
Dr.M.Sadees	Assistant Professor, Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Kattankulathur, Chengalpattu, Tamil Nadu, India. Pin Code:603203	India
Mr.Akula Trinadha Rao	Assistant Professor, Department of Electronics and Communication Engineering, KITS Akshar Institute of Technology, Yanamadala, Guntur District, Andhra Pradesh, India. Pin Code:522019	India
Dr.V.R.Seshagiri Rao	Assistant Professor, Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Dundigal, Hyderabad, Telangana, India. Pin Code:500043	India
Mrs.D.V.N. Bharathi	Assistant Professor, Department of ECE, SRKR Engineering College, Bhimavaram, West Godavari District, Andhra Pradesh, India. Pin Code:534204	India
Prof.M.Uma Devi	Professor, Department of Commerce and Management Studies, Andhra University, Visakhapatnam, Andhra Pradesh, India. Pin Code:530003	India
Dr.P.Deepa	Associate Professor, Department of Electronics and Instrumentation Engineering, St.Joseph's College of Engineering, Chennai, Tamil Nadu, India. Pin Code:600119	India
Dr.D.Rajendra Prasad	Professor & HOD, Department of ECE, St.Ann's College of Engineering & Technology, Chirala, Bapatla District, Andhra Pradesh, India. Pin Code:523187	India
Mr.M.Sreedhar	Assistant Professor Adhoc, Department of Electronics and Communication Engineering, JNTUA College of Engineering (Autonomous) Ananthapuramu, Andhra Pradesh, India. Pin Code:515002	India
Mrs.Devi.G	Assistant Professor, Department of Computer Science and Engineering, SNS College of Technology, Saravanampatti, Coimbatore, Tamil Nadu, India. Pin Code:641035	India

Abstract:

The present invention relates to a system and method for optimizing VLSI layouts specifically in connected and pyramid networks using deep learning techniques. As complexity of VLSI designs increases, traditional optimization methods often fall short in meeting performance metrics such as wire length, power consumption, and constraints. This invention leverages a deep neural network trained on extensive historical design data to predict optimal layout parameters. The system integrates an optimization engine that refines these predictions through advanced techniques, resulting in high-performance, efficient layouts ready for implementation in standard tools. This innovative approach not only enhances the accuracy and speed of VLSI layout optimization but also addresses the evolving needs of the semiconductor in paving the way for future advancements in integrated circuit design. Accompanied Drawing [FIGS. 1-2]

Complete Specification

Description:[001] The present invention relates to the field of Very-Large-Scale Integration (VLSI) design, which is pivotal in the semiconductor and integrated circuit industries. VLSI technology enables the integration of millions or billions of transistors onto a single chip, facilitating the creation of compact and powerful electronic devices. As the complexity of VLSI designs continues to increase, optimizing the layout of these circuits has become a critical task. Efficient layout optimization directly impacts performance metrics such as speed, power consumption, and area utilization.

[002] Traditional approaches to VLSI layout optimization often rely on heuristic algorithms that may not effectively address the intricacies of modern designs, particularly complex topologies such as connected and pyramid networks. These networks present unique challenges due to their specific connectivity patterns and hierarchical structures, necessitating advanced optimization techniques. The limitations of conventional methods, Claims:1. A system for optimizing VLSI layouts in connected and pyramid networks, comprising a deep learning model configured to predict optimal layout parameters based on input design specifications.

2. The system of claim 1, wherein the deep learning model is trained using historical VLSI design data, employing supervised and reinforcement learning techniques.
3. A method for VLSI layout optimization, comprising preprocessing input design parameters, extracting relevant features, and generating layout predictions through a deep learning model.
4. The method of claim 3, further comprising refining the generated layout predictions using an optimization engine that applies local wire length minimization and congestion reduction techniques.
5. A computer-readable medium storing instructions for executing the method of claim 3, enabling the optimization of VLSI layouts for connected and pyramid networks.
6. The system of claim 1, wherein the output module generates optimized layouts in industry-standard formats compatible with standard EDA tools.

[View Application Status](#)



Terms & conditions (<https://ipindia.gov.in/Home/Termsconditions>) Privacy Policy (<https://ipindia.gov.in/Home/Privacypolicy>)

Copyright (<https://ipindia.gov.in/Home/copyright>) Hyperlinking Policy (<https://ipindia.gov.in/Home/hyperlinkingpolicy>)

Accessibility (<https://ipindia.gov.in/Home/accessibility>) Contact Us (<https://ipindia.gov.in/Home/contactus>) Help (<https://ipindia.gov.in/Home/help>)

Content Owned, updated and maintained by Intellectual Property India, All Rights Reserved.

Page last updated on: 26/06/2019