

(http://ipindia.nic.in/index.htm)



Patent Search

Invention Title	VLSI LAYOUT USING REDUNDANT NODES TO INCREASE THE RELIABILITY
Publication Number	08/2023
Publication Date	24/02/2023
Publication Type	INA
Application Number	202341008225
Application Filing Date	08/02/2023
Priority Number	
Priority Country	
Priority Date	
Field Of Invention	PHYSICS
Classification (IPC)	G06F0030394000, G01C0021340000, G06F0030390000, H04L0045280000, G05B0009030000

Inventor

Name	Address	Country
Mr.Y.David Solomon Raju	Associate Professor, Department of Electronics and Communication Engineering, Holy Mary Institute of Technology & Science (Autonomous), Bogaram Village, Keesara Mandal, Medchal District, Hyderabad, Telangana, India. Pin Code:501301	India
Dr.S.China Venkateswarlu	Professor, Department of Electronics & Communication Engineering, Institute of Aeronautical Engineering (Autonomous), Dundigal, Medchal District, Hyderabad, Telangana, India. Pin Code:500043	India
Mr.P.Chandra Sekhar	Assistant Professor, Department of Electronics and Communication Engineering, Chaitanya Bharathi Institute of Technology (A), Gandipet, Near Financial District, Hyderabad, Telangana, India. Pin Code:500075	India
Mr.E.Chandrasekhar	Assistant Professor, Department of ECE, Chaitanya Bharathi Institute of Technology (A), Gandipet, Hyderabad, Telangana, India. Pin Code:500075	India
Mr.S M K Sukumar Reddy	Assistant Professor, Department of Electronics and Communication Engineering, Vaagdevi Institute of Technology & Science, Proddatur, Kadapa District, Andhra Pradesh, India. Pin Code:516360	India
Dr.Thalakola Syamsundararao	Associate Professor, Department of CSD, KKR & KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, Andhra Pradesh, India. Pin Code: 522017	India
Dr.Shailaja Mantha	Associate Professor, Department of Electronics and Computer Engineering, Sreenidhi Institute of Science and Technology, Hyderabad, Telangana, India. Pin Code:501301	India
Dr.Shaik Karimullah	Assistant Professor, Department of ECE, Annamacharya Institute of Technology and Sciences, Rajampet, Kadapa, Andhra Pradesh, India. Pin Code:516126	India
Dr.S.Vinod Kumar	Assistant Professor, Department of Chemical Engineering, St. Joseph's College of Engineering, Chennai, Tamil Nadu, India. Pin Code:600119	India
Dr.Nagarjuna Reddy Gujjula	Professor, Department of ECE, MVR College of Engineering & Technology, Paritala, Ibrahimpatnam, Krishna District, Andhra Pradesh, India. Pin Code: 521180	India

Applicant

Name	Address	Countr
Mr.Y.David Solomon Raju	Associate Professor, Department of Electronics and Communication Engineering, Holy Mary Institute of Technology & Science (Autonomous), Bogaram Village, Keesara Mandal, Medchal District, Hyderabad, Telangana, India. Pin Code:501301	India
Dr.S.China Venkateswarlu	Professor, Department of Electronics & Communication Engineering, Institute of Aeronautical Engineering (Autonomous), Dundigal, Medchal District, Hyderabad, Telangana, India. Pin Code:500043	India
Mr.P.Chandra Sekhar	Assistant Professor, Department of Electronics and Communication Engineering, Chaitanya Bharathi Institute of Technology (A), Gandipet, Near Financial District, Hyderabad, Telangana, India. Pin Code:500075	India
Mr.E.Chandrasekhar	Assistant Professor, Department of ECE, Chaitanya Bharathi Institute of Technology (A), Gandipet, Hyderabad, Telangana, India. Pin Code:500075	India
Mr.S M K Sukumar Reddy	Assistant Professor, Department of Electronics and Communication Engineering, Vaagdevi Institute of Technology & Science, Proddatur, Kadapa District, Andhra Pradesh, India. Pin Code:516360	India
Dr.Thalakola Syamsundararao	Associate Professor, Department of CSD, KKR & KSR Institute of Technology and Sciences, Vinjanampadu, Guntur, Andhra Pradesh, India. Pin Code: 522017	India
Dr.Shailaja Mantha	Associate Professor, Department of Electronics and Computer Engineering, Sreenidhi Institute of Science and Technology, Hyderabad, Telangana, India. Pin Code:501301	India
Dr.Shaik Karimullah	Assistant Professor, Department of ECE, Annamacharya Institute of Technology and Sciences, Rajampet, Kadapa, Andhra Pradesh, India. Pin Code:516126	India
Dr.S.Vinod Kumar	Assistant Professor, Department of Chemical Engineering, St. Joseph's College of Engineering, Chennai, Tamil Nadu, India. Pin Code:600119	India
Dr.Nagarjuna Reddy Gujjula	Professor, Department of ECE, MVR College of Engineering & Technology, Paritala, Ibrahimpatnam, Krishna District, Andhra Pradesh, India. Pin Code: 521180	India

Abstract:

[030] The present invention particularly relates to the VLSI layout using redundant nodes to increase the reliability. The invention provides a method for locating a sin first path connecting two elements, deciding whether an alternative route (other than a redundant via) is available for connecting the two elements, and inserting a sinto the available alternate route. More redundancy is offered by combining the first and second pathways than by only inserting a redundant via. More crucially, sucl pathways offer redundancy in cases where congestion makes it impossible to put a redundant through next to the single via. If all of the extra vias utilised to create the way can be declared redundant, one embodiment of the process additionally entails deleting the single through and any unnecessary wire segments. Accompanied E

Complete Specification

Description:[001] The present invention relates to the very large-scale integration (VLSI). The invention more particularly relates to the VLSI layout using redundant r increase the reliability.

BACKGROUND OF THE INVENTION

[002] The following description provides the information that may be useful in understanding the present invention. It is not an admission that any of the information provided herein is prior art or relevant to the presently claimed invention, or that any publication specifically or implicitly referenced is prior art.

[003] It has been harder to make very large-scale integrated circuits (VLSI) with reliability as their physical dimensions continue to get smaller. The smaller the feature widths and the space between features, the more susceptible a VLSI design is to random flaws. Additionally, it is particularly undesirable to have single vias (i.e., integrated couplings through a single via). A single via is particularly likely to result in chip failure from the perspective of random-defect yield because a spot defect falling on a via will result in an open circuit. From the standpoint of systematic yield, if vias are challenging to produce in a certain process, a poorly made single via could result circuit open or a connection that is very resistive, which might cause a circuit to malfunction due to timing issues. Via yield issues are very vulnerable to new product procedures.

[004] By adding redundant vias, either as a part of the routing stage or as a separate post-routing step, one method for improving the quality of via connections in a scheme is to add redundant vias. In order to add a redundant via between the metal planes, post-routing methods are disclosed in prior art. These methods use a I search to locate a free space in a wiring track close to the single via in one or both metal planes. Other techniques for establishing redundant vias may involve movi wires pext to the single via to make room for a redundant via to be put in the pext wiring track. Also prior art provides a method for including non-tree routing in a N

View Application Status



Terms & conditions (http://ipindia.gov.in/terms-conditions.htm) Privacy Policy (http://ipindia.gov.in/privacy-policy.htm) Copyright (http://ipindia.gov.in/copyright.htm) Hyperlinking Policy (http://ipindia.gov.in/hyperlinking-policy.htm) Accessibility (http://ipindia.gov.in/accessibility.htm) Archive (http://ipindia.gov.in/archive.htm) Contact Us (http://ipindia.gov.in/contact-us.htm) Help (http://ipindia.gov.in/help.htm)

Content Owned, updated and maintained by Intellectual Property India, All Rights Reserved.

Page last updated on: 26/06/2019