



(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic.in>)

Patent Search

Invention Title	Leakage Power Reduction in VLSI CMOS Circuits.
Publication Number	40/2022
Publication Date	07/10/2022
Publication Type	INA
Application Number	202241055506
Application Filing Date	28/09/2022
Priority Number	
Priority Country	
Priority Date	
Field Of Invention	COMMUNICATION
Classification (IPC)	H04W0052360000, H04W0052140000, H04W0052220000, H01L0021823800, G06K0001120000

Inventor

Name	Address	Country
Dr. M Pala Prasad Reddy	Associate Professor Institute of Aeronautical Engineering Hyderabad	India
Prof. Priyanka (Director-AMU)	Abhilashi University, Distt. Mandi HP-175008, India.	India
Prof. (Dr.) B.K. Sarkar (Patent Expert/Guru)	Geh Research, India	India
Sumit Kataria	Quantum University, Dehradun Highway, Mandawar, Roorkee, Uttarakhand 247167, India	India
Mr. Pawan Kumar Singh	Dr. Pillai Global Academy, Sector-7, Khanda Colony, New Panvel, Navi Mumbai- 410206, India.	India
Miss Pari Nidhi Singh	Dr. Pillai Global Academy, Sector-7, Khanda Colony, New Panvel, Navi Mumbai- 410206, India.	India

Applicant

Name	Address	Country
Dr. M Pala Prasad Reddy	Associate Professor Institute of Aeronautical Engineering Hyderabad	India
Prof. Priyanka (Director-AMU)	Abhilashi University, Distt. Mandi HP-175008, India.	India
Prof. (Dr.) B.K. Sarkar (Patent Expert/Guru)	Geh Research, India	India
Quantum University	Quantum University, Dehradun Highway, Mandawar, Roorkee, Uttarakhand 247167, India	India
Abhilashi University	Abhilashi University, Distt. Mandi HP-175008, India.	India
Mahatma Education Society	Mahatma Education Society, Chembur Naka, Mumbai - 400 071, Maharashtra, India.	India
Miss Pari Nidhi Singh	Dr. Pillai Global Academy, Sector-7, Khanda Colony, New Panvel, Navi Mumbai- 410206, India.	India

Abstract:

ABSTRACT [500] Our Invention "Leakage power reduction in VLSI CMOS circuits" is a Spillage power has turned into a genuine worry in nanometer CMOS advances. Be unique power has ruled the complete power scattering of CMOS gadgets. Be that as it may, with the constant pattern of innovation scaling, spillage power is turning i principal supporter of force utilization. In the past numerous techniques had been proposed for spillage power decrease like constrained stack, sluggish stack, languid double rest approach and so on utilizing procedures like semiconductor measuring, multi-Vth, double Vth, stacking semiconductors and so forth. In this invention, ne have been proposed for the spillage power decrease in 90nm innovation. The proposed strategies will be contrasted and the past existing spillage decrease procedur outcome is reproduced utilizing Microwind in 90nm CMOS innovation at room temperature.

Complete Specification

Description:FIELD OF THE INVENTION

[501] Our Invention is related to a Leakage power reduction in VLSI CMOS circuits

BACKGROUND OF THE INVENTION

[502] the advancement of computerized coordinated circuits is tested by higher power utilization. The blend of higher clock speeds, more prominent utilitarian incorporation, and more modest cycle calculations has added to critical development in power thickness.

[503] Scaling further develops semiconductor thickness and usefulness on a chip. Scaling assists with speeding up and recurrence of activity and henceforth better execution.

[504] As voltages scale descending with the calculations, limit voltages should likewise diminish to acquire the presentation benefits of the new innovation, however spillage current increments dramatically. More slender entryway oxides have prompted an expansion in door spillage current.

[View Application Status](#)



Terms & conditions (<http://ipindia.gov.in/terms-conditions.htm>) Privacy Policy (<http://ipindia.gov.in/privacy-policy.htm>)

Copyright (<http://ipindia.gov.in/copyright.htm>) Hyperlinking Policy (<http://ipindia.gov.in/hyperlinking-policy.htm>)

Accessibility (<http://ipindia.gov.in/accessibility.htm>) Archive (<http://ipindia.gov.in/archive.htm>) Contact Us (<http://ipindia.gov.in/contact-us.htm>)

Help (<http://ipindia.gov.in/help.htm>)

Content Owned, updated and maintained by Intellectual Property India, All Rights Reserved.

Page last updated on: 26/06/2019



Office of the Controller General of Patents, Designs & Trade Marks
Department of Industrial Policy & Promotion,
Ministry of Commerce & Industry,
Government of India

(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic.in/index.htm>)


Application Details

APPLICATION NUMBER	202241055506
APPLICATION TYPE	ORDINARY APPLICATION
DATE OF FILING	28/09/2022
APPLICANT NAME	1 . Dr. M Pala Prasad Reddy 2 . Prof. Priyanka (Director-AMU) 3 . Prof. (Dr.) B.K. Sarkar (Patent Expert/Guru) 4 . Quantum University 5 . Abhilashi University 6 . Mahatma Education Society 7 . Miss Pari Nidhi Singh
TITLE OF INVENTION	Leakage Power Reduction in VLSI CMOS Circuits.
FIELD OF INVENTION	COMMUNICATION
E-MAIL (As Per Record)	dr.bksarkar2003@yahoo.in
ADDITIONAL-EMAIL (As Per Record)	dr.bksarkar2003@gmail.com
E-MAIL (UPDATED Online)	
PRIORITY DATE	
REQUEST FOR EXAMINATION DATE	--
PUBLICATION DATE (U/S 11A)	07/10/2022

Application Status

APPLICATION STATUS	Awaiting Request for Examination
--------------------	---

[View Documents](#)



In case of any discrepancy in status, kindly contact ipo-helpdesk@nic.in