LECTURE NOTES

ON

MICROPROCESSORS AND MICROCONTROLLERS

III B. Tech II semester (JNTUH-R15)

Mr.M.LAKSHMI RAVITEJA Mr. N.PAPARAO Mrs.C.DEEPTHI Mr.S.LAKSHMANA CHARI



ELECTRONICS AND COMMUNICATION ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING (AUTONOMOUS) Dundigal, Hyderbad-500043

WANTI -I m. Miczoprocessor deals with hardware structure of computer system. Miczoprocessor is a C.P.U fabricated on small silicon chip (0r)· (.P.U built on chip is known as microproces Intel introduced first HP - 4004 It is a 4-bit Microprocessor. It can operate on 4-bits at a time. Both arthematic and logical operations can be performed. Buses: collection of wires is known as Bus These are of three types. Address Bus: - (size of address bus - 4) If there are 4 bits. It can use 16 Memory locations Data Bus: - (Size of data lous - 4) "If can transfer only 4-bits at a time. 4004 - It's processing capability is very very less. 4-bit processon !- Data bus size is 4 Later they introduced 8085.

<u>8085</u>: It is most widely used. It is an 8-bit processor ite Data bus size is <u>8</u> It can perform operations on 8-bits. Its address bus size is 16 i.e. 2¹⁶ = 65536 It can use 65,536 memory locations. (or) 64KB of MAN Memory. It is having large no. of instructions.

51:00

RAI

fab 🥌

mi

is

M

Instruction :-

The operations understood by any C·P·U is called Instruction. Total no. of instructions understood by any C·P·U is called instruction set. eg: BUN Branch shift BSA jmp

opcode operand

operand:- it is the data on which data opcode is to be operated.

Microprocessor use's 8-bits for Opcode It 8-bits are used for one opcode then it uses as6 bits for two opcodes MP seleases the instruction set in heradecimal code.

eg: ADD - 4F. - 0100 1111

It is a 16-bit Processon It is small in

It is a 16-bit processor it is small it

micro computer:

Microcomputer is the combination of RAM, set of registers, A.L.U and C.U are fabricated on the same chip.

Micro processor:-

Micro processor is the combination of set of registers, A.L.U and C.U, In this RAM is not fabricated on IC

Most popular HP is 8085. It has built in capability. It supports interrupts.

OVERVIEW OF 8085 HP:-

why Crystal is Referred as clack source Be soudwith No-stibits Proclassed by the Proclasses in a Single of [09; 6] address = segment: offset Efsective address = movax (bace Reg tinded Reg () address machine type in defined as the time sequired to complete and the of allering merries, I/O (R) allrowledging an external Dequest this Cycle may consist of three to fix states To start is defined as one subdivision of the operation reiting in are clog Revod. These subdivisions are intered states Synchronized in the System clock and each +- Stale is Precisely equal to an clack per 8259 - Poograminable interrupt Controller 8 SMP - Permanetty chases the Program Cafe of 8 Coll instruction leavery information on the stack so

8085 Internal data bus contains 6 General PUBPOSE register whenever data is brought outside from memory into C.P.V and places data in any one of the register. Each register strores 8-bit data. If two register are combined then it is called pair of register. These are used to store (02) manuPulate data containing 16-bit data.

Accumulatos:

It is used to transfer one of the operands to A.L.U. It is the door for A.W It is the entrance register for A.L.U. Once the operation is performed, result is placed in Accumulator.

Temporary register:

It is used to transfer data to A.L.U. i.e., second operand is sent to AUU forom temporary register.

Instauction :-

opcode | operand


Whenever instructions are typed from keyboard. The opcode and operand are Stored in memory (RAH).

from memory into the C.P.U, it places

IR is used to hold the instruction (or) code when it is fetched from memory (into c.P.U

once the Opcode is tetched, il must be decoded, for example, if the opcode is s-bit, there will be 256 lines at the olp.

consider 3x8 decoder.



The olp enables the respective line and Performs the Particular operation and remaining lines are deactivated.

Then control unit gives the respective signal to the A·L·U. then the A·L·U. then the A·L·U runderstands the type of operation it has to perform.

<u>Flag register</u> is condition (or) Status register (or) condition code register (or) Processor status word (PSW).

TO indicate Pasticulas condition we use flipflop. The flag registed contains 8-bits. But it uses only 5. bits ite 5 conditions.

To store the carry, processor treats it has condition and c.p.u uses flipflop or rlag register.

carry may be present (02) mag not Present. If Carry is not present, then it resets the Flipflop, else flipflop sets. zero Flag:

Ib zero flag is one then result is zero, else non-zero. it resets Sign Flag:

When operation is performed, if the result is -ve then se'l'; if result is 'tue' then s='D'.

Parity Flag:-

Í

It tests total no of one's in the result, if total no of one's is even, then it resets else it sets.

AUXilary Flag: (AC) carry

wheneves two 8 bit no. of added the when the carry is generated from D3 to then Ac Flag is going to be set else it jesets. Dy DG DS Dy D, D

there is repeated addition (or) Subtraction.

SUB R, AC-R,

ACE larger - Smaller no.

	\square
(10)	20.
AC	R.
no	

Note:-Alwarps appume that 'Ac' contains largerr Use of zero <u>Elag</u>!-

-there is count.

eg: series of no. and in arrays loops are used and hence it counts in decremented manner and sets series one when result is zero.

Use of auxilary Thag:-

It is used in BCD states. 1001 to 1111 are prohibited States and correction (Factor(6) is added and if carry is generated from P3to Dy, then auxiliary flag is used.

use of sign flag:-

It is used in signed and unsigned use of parity Flog:-

Destination checks the result fubether

It is correct (or) not get it is even (or) odd. 31 there is error, it again sends errors. to receiver. Timing and control unit:-

Control Unit is nerve Centre of C.P.U. It generates the signals at appropriate time.

Timing unit sends 4 clock Pulses.

3 The operating clock frequency of 8085 is 3 mHz

 $T = \frac{1}{3 \times 10^6}$

= D.33 MSec.

The codeword fetched from memory into (.P.U initially is opcode. <u>A.L.E</u> (Address Latch Enable): (1) When A.L.E=1 then C.P.U Understands that one instruction is begining and (2) 8085 is 8-bit HP pata bus Size is 8-bits

poldress bus size is 16-bits.

8085 is 40 pin JC (DIP Package)


In 8085, only 16-5745 are used for date and address bus. by c.p.U. Initially it uses 16 pins for address, but it uses 24 pins when it comes out from C.p.U.

once the address is found, s pins are used for data bus.

Again if it want to use address bus, it uses all 24-pins outside c.p.v. of which 16 alle for address and 8 for data his - As - high order & Address bus A15 - As - high order & Address bus Az - Ao - low order &

D7-D0 - Data bus.

This is called multiplexing of buses. In this two buses can be operated in time shared manner. No of pins are reduced.



I Merrupt:-

It is an asynchronous signal given to the c.p.U to bring the control of C.P.U from one program to another program.

For interupting 8085 maintains 5 pins 1^{SI} pin - INTR (Interrupt request) 2rd. It Sends INTA, i.e. your interrupt is received.

address. -> user stores addres and gives '1' to 9 address. -> user stores addres and gives '1' to 9 - the particular RST 5.5 highest priority Maskable interrupt. 6 TRAP:-

It is non - maskable, highest interrupt which is not usable by user. It uses the system when there is power failure. It prevents from hanging the system. The user cannot enable (or) disable by ense Using Software interrupt system. It is used in case of uigent applications. The Vectored memory location is 0024H. The trap is also called RST 4.5 interrupt.

facility for Sesial 110 control:-It provides serial data transmission

It uses two pins

1) SID - Serial ILP Data

2) SOD - Serial OLP Data

SOD OF one Processor is connected to the SID of another processor and OIP is collected at SID.

808

1

Anchietecture of 8086 microprocessor

The 8086 is Intel's first 16-bit HP împlemented in n-channel depletion mode silicon gate technology and packaged in 40 pin DIP package.


It has so bit address bus and 16 bit data bus. It is compatable with SOSS flp. The clock frequency of 8086 is 5MHz.

The internal aschietecture of 8086 dividing into two separate functional is Units. They are :-

1) Bus interface unit (BIU)

2) Execution Unit (E.U)

It's architecture is as shown.



The two units B.I.U, and E.U work simultane -ously for instruction execution and form two stage instruction pipelining. BI-U:-

The B.I.U contains bus interface logic, Segment segisters, memory addressing logic and a G byte instruction code eutor queue. The B.I.U performs all bus operations for the execution unit and is responsible for executing all external bus cycles.

when E.U is busy in instruction execution, the B.I.U continues fetching ins ,-tructions from memory and stores them in instruction cobse. queue

If E.U executes an instruction, which transfers - the control of the program to another location. then the B.I.U

1) resets the queve

a) Fetches the instruction from the new address
b) passes the instruction to the E.U.
c) Begins refilling the cube queue from the new location.

Each time B.I.V fetches new instruction in instruction queue while E.V is in execution Known as pipelining. E.U :-

Il contains A·L·U, General Purpose registers Pointer and index register, flag register and control circuits, decoding circuits etc...

The EU is responsible for: 1) The execution of all instructions.

2) Providing address to the B.I.U for fetching data (or) instruction.

3) Manipulating Various registers as well as

2/12/" Greneral Purpose registers:-

The 8086 has 4 16-bit data registers AX, BX, CX, DX. They may be treated as 4 16-bit registers (08) 8 8-bit registers.

The AX register Serves as Accumulator. 110 Operations Pass data through AX (08) AL In most of the instructions, one of the Operand may be supplied through AX and result is placed in accumulator.

The BX register serves as general purpose data register, it can be used as base register while computing the data memory address. The CX register serves as general purpose data register and also it can be used as count register.

The DX register Serves as general .Purpose data register, also used in IIO instructions, multiply and divide instructions. <u>Segment registers</u>:-

In 8086, the memory (R.A.M) is Segmented. In this memory is divided into a no. of parts called segments. The IMB Physical memory is divided into 4 segments. They are:

code segment

data segment


Stack segment

Extra segment.

Each segment has memory space of 64KB. Each segment is addressed by a 16-bit segment register as 'cs' Register, DS. register, SS. register, ES. register.

-starting (or) begining address of the segment.

The physical address of 8086 is 20 bits. The segment register supplies the high Order 16-Bits of the 20 bit memory address. The memory address of 8086 is calculated by summing the contents of the segment register shifted left by 4-bits to offset address.



The offset address (03) effective address is calculated (in different ways for different addressing modes

The selected Segment register' contents are left shifted by 4-bits, this now represents the starting address of the segment in memory.

The effective address i.e address basically represents the offset from the starting address of the segment. 00,000

The offset address is added to segment register contents after 4-bits left shift to get the actual memory location address.

segment Reg	ister c	ontents	-	×××× (H)
shift	segment	regist	es –	XXXXÓ	(Н)
roffset add;	ress		-	$\times \times \times \times$	(+)
Physical	addre	255	4	X Z Z Z Y	(н)

Example :-

let content of cs is ologit and offset address i.e. the content of IP is F950H. shift CS 4 times

 $cs \rightarrow 010A0$ $IP \rightarrow F9 50$ 109 F 0 H

Note:-

The segments may also be used with overlaping: Then, the common location may have two logical addresses.

Pointer and index registers:-

Stack pointex:-

The stack pointer is used in instructions which use stack. The stack Pointer always points to a location in memory known as the stack top.

The complete address of stack is calculated by adding the contents of ss register after 4-bits left statet to the stack pointer.

SS → 0090

shirl ss by 4 times

 $SS \rightarrow 00900$ $SP \rightarrow 16F2$ 01FF2

Base <u>pointer</u> (<u>BP</u>): The PURPOSE OF this register is to Provide indirect access to data in stack: register It may also be dised for general data storage.

Source Index and Destination index : These registers may be used the general data storage; the molin purpose of these registers is to store affset in case of indexed, base indexed and relative base indexed addressing modes, also used in String manufulation. This register is also known as pe (Program counter). It is used to store the offset for the instruction.

contents are added to the code segment register after 4 bits left shift.

Flag register:-

The Flag register is also known as Status register (or) condition code register (or) Program Status word. It is as shown.

15 14 13 12 11 10 9 8 7 6 5 14 3 2 1 0 OF DF JF TF SF ZF AF PF CF

carry Flag:-

It is set after an arthematic operation results in carry out of MSB (or) A too a borrow in subtraction.

It is also used in some shift and votate instructions.

Parsity Flag:-

it is set if there are even no of is in result, otherwise it resets.

Auxiliary carry Flag:-

This Flag is set if there is a carry out from D3 to Dy in 8-bit operation and D4 to D8 in 16-bit operations. It is used for BCD operation. zero Flag:-

It is set whenever the result of the operation is zero, otherwise it resets. <u>QVerFlow:</u>

This Flag is used to detect magnitude overflow in signed arthematic Generally, when the size of the result is not stored in a register, it indicates overflow.

This flag is set' when there is overflow.

Direction Flag:-

It is used with string operations. when 'set' it causes the string instruction to process strings from right to left, otherwise strings are processed from left to right.

Intersupt enable:-

This flag enables the 8086 to recognise the external interrupt requests. When IF=O, all maskable interrupts are disabled. It has no effect on nonmaskable interrupts (or) internally generated interrupts.

Trap flag:

se Hing the trag flag (TF) bit PUts the processor into single step mode for debugging. J'J' Fingo

In signed depresentation, this flag is jef if the result is -ve, otherwise it resets.

<u>A.L.U</u>; A.L.U Performs operations like addition Subtraction, muttiplication, division and Subtraction, muttiplication, division and logical operations like AND, OR, NOT, ExoRetr. Instruction queue:


8086 maintains 6 byte queue in which 6-registers are present to store opcodes (or) object code. B.I.U prefetches instructions from memory and stores them in instruction queue.

EU takes the instructions from Instruction queue i.e., 8086 Supports pipelining with this concept.

Pin configuration of 8086 :-

The 8086 is 40 pin IC available in DIP. 8086 can work in minimum mode (0r) in maximum mode. 325 pin Structure (0r) pin-out is as Shown. pin configuration

of 8086:-



	Name	туре	Description.
39, 2-16	AD15 - ADO	Bidirectional	They act as address
		tristate	bos during the fi
			Past of machine
			cycle and as do
			bus in lateral po
35 - 38	A19 56 - A16 52	output tristate	It contains add
		· · · · ·	information in T
· .	£	54,55 Pins	first part and st
-1 B	_	541 - sament 1	bits in the later
	·	-><-	
		0 0 - 65	decoded indicate
		22-10	type of operation
	~	10-CS	Eg: Memosy acce
		11 - D ^c	type of segmen
·		1.10	register etc
34	BHE S7	output tristate	BHE is output
			during the first
	HIGH LL		Part of the mach
	HIGY U		pin indicates a
	C 10 P		
1.1	Ŭ .		to high order
			memory, AD15 to
	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		otherwise, access
-			to ADA - ADo . S:
° • 1	×		is olp during th
			later part of m
× -	1 . p.		-chine cycle. No
	2 C	6	function is
			assigned to S7
32	RD	output tristate	It is low when
1			8086 is receivir
			data from memo
		1	(or) 10 device.
		and the second	and the second second
		A State And And And	A Starting of the

	Letter : 18th La	
Name	Type	Description.
Ready	Input	It is wait state request signal - A
2	This is ack from the slow devices of memory that they have completed the data tran	high on this in causes the 8086 to enter into extend the machine cycle by twait states.
TEST	Input	It is used in conjunction with WAIT instruction. The instruction puts the 8086 in idle state which ends only when the TEST input goes low.
INTR	Juput	It is the level-triggered interrupt signal. It is sampled during the last clock cycle of each instruction.
NM1	Input Synchronised	Non Maskable interrupt (NMI) is positive edge triggered non-maskable interrupt request.)
CLK	Suput The S284 clock genera	CIK is single clock signal from external crystal controlled generator. The 8086 requires Clock signal with 33°/. duty Cycle Following are the clock frequencies for different versions of 8086 8086 SMH3
	Ready TEST INTR NM1	Ready Input This is ack from the slow devices of memory that they have completed the data trave TEST Input INTR Input NMI Input Synchronised CLK Support

	name for more the design of the second s	Descai Plion.
		It provides the basic timing for processor operation and bus control activity. It is an asymmetric square wave with 33%, duty cycle.
Reset	FFFF FFFF0. DODO FFFF0	This input causes the processor to terminate the current activity and start execution from FFFFOH. This signal is active thight, and it is gnternally synchronized.
VCC	supply	+5V' POWER SUPPly for the operation OF the internal circuit.
Ground		Gisound for the internal circuit
MNIMX	Judut	The logic level at this pin decides whether the processor is to operate in either minimum (or) maximum mode. If it is high. operates in mini -mum mode, Ib it
	VCC Giround	FFFF FFFFO 0000 FFFFO VCC SUPPLY Giround

Pinno	Name	Type	Description.
25	A.L.E	output	It is used to indicate begining of an operation and to demultiplese addi- and data buses.
29	LOCA, WR	output tristate	when this is low, then data is stored in memory and Ilc (08)
28	MIJO	output trîstate	when it is 10w, it indicates the C-PU is having an Ilo operation and /whe it is high, it indi -cates that C-PU is thaving a memory operation.
24	INTA	output	This signal is used as a read strobe
			for interrupt acknow ledge cycle. When it goes low, it means that the Processor has accepted the
27	กไต้	output tristate	interrupt. This output is use to decide the direc of dataflow throug


pin na	Name	Type,	Description
			processor sends out data, this signal i high and when the processor is receivin the data, this sign is low.
ລິເ	DEN	output -18istate	This signal indicates the availability of valid data over addr lines. It is used to enable, the transreceive to seperate the data from the multiplexed address / data signal.
31	HOLD	fuq nî	when the Hold line goes high, it indicate to the Processor, that another master is requi- ting the buses, as in the case of D.M.A
30	HLDA	output	Hold <u>acknowledgement</u> after receiving the hold request, c.p.U issues the hold ackno -wledge signal on this Pin. when c.p.U detect 'Zero' on hold Pin. it resets 'HLDA' Pin.

Pino	NO	.me	Туре		a	Description.	
२४ २२	S.	1	ouiput trîstate		These are the status lines which indicate the type of operation being		
26	So	29 3 1	Ar 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	can		ried out by the essor	
1		- S2	5,	5	0	Indication	
		0	0	C)	Interrupt ACK	
. (Ø	0	1	_	Ilo Read.	
i		0	d	0		210 write	
		0	- Maria	1	14. j.	Halt	
		L	0	C)	opcode Fetch	
с °		ł	0	1		memory Read	
		ή	1	0		memory write	
e d		1	1	1		N.O.P	
	1						
24	& S 1 & S 0	UUIPUL			about	lines give information It the status of prefetch cobe queue	
					as, Q	150 Indication	
				-		0 Queue is in idlest	
		4				has entered average	

.

	Pinno	Name	Hype	Description
	ຊໆ	LOCK	output tristate	This signal indicates that an instruction
				with LOCK Prefix is being executed and the bus is not to be used by the other Processors.
	30 31	RO GTO RO GTI		In maximum mode HOLD, HLDA Signals are converted to bidirectional signals, bus request (RQ) and bus grant (GT). The operation is some as HOLD, HLDA. OUT of RO/GT and RQ (GT, the RQ/GT has higher Priority.
	Progre	ammîng	Model and	instruction set of 8086:
		The	programmin	nodel of soss is
	a.s	Shown.	7 0	150
	Ax	Ан	AL	SP
	В×	вн	BL	ВР
i.	C×	СН	CL	SI
	DX	DH	DL	Ĩ
				1P
	6			
		1 13 12 11		
3	↓−−−−−¥−−−−			

*



Uperuina 1940 in 8086: UNIT

UNIT-II

The 8086 supports the following types of operands. They are:-

1) Bytes 2) words 3) short antegers. 4) Integers 5) Double words 6) Long Integers. 7) Strings.

 \rightarrow Bytes and Short integers are s-bit variables.

-> words and integers are 16-bit Vasiables

→ The double words and long integers are 32-bit variables.

Byte words and double words are Unsigned numbers. Short integers, integers and long integers represent signed numbers. A string is a series of bytes (or) series of words stored in Sequential memory locations: Normally a String is a α numeric characters defined by ASCII codes. 5/2¹¹ Addressing modes:-

The different ways of specifying operand part of an instruction are known as "Addressing Modes". 80.86 supports the following addressing modes. (i) Register Addressing Mode
(ii) Immediate Addressing Mode
(iii) Direct Memory Addressing Mode.
(iv) Register indirect Addressing Mode.
(v) Base + Inder Register Addressing Mode.
(vi) Register Relative Addressing Mode.
(vii) Register Relative Addressing Mode.
(viii) Base + Inder Register relative Addressing Mode.

() Register Addressing mode:-

where both destination and source operands are present in registers. Thus the addressing mode is known as register addressing mode. Eg:-

1) MOU AX, BX Malax

(₽x) ← (Bx.)

Move the contents of BX register to Ax register, contents of BX register is Unchanged.

2) AND, ALL

AND AL, BL

(AL) (AL) N(BL)

AND the contents of AL register with the contents of BL register and Place the result in AL. of the operand indicates the data then it is known as immediate addressing mode and that data is known as immediate data. Egi-

1) MOV CX, 1465H

(cx) ← 1465H

copiço 16 bit data 1465H into register (x. 2) SUB AL, 15H

AL <- (AL) - 15H.

Subtracts 15H from the contents of AL register and places the result in AL register

(iii) Direct Addressing Mode:-

In this mode the 16 bit offset address is part of the instruction as displacement field. It is stored as 16 bit Unsigned or 8 bit signed extended number Ex:

1) MOV (4625 H), DX

copies the content of DX register into Memory locations calculated from data seg ment register and offset 4625(H)

[(DS) × 10H + 4625H] ← DL

((DS) X10H + 4625(H)+1] ← DH

2) OR AL, (3030+1)

OR'S the contents of AL register with the contents of memory location calculated from DS register and Offset (3030H), then the result is copied into AL register.

AL <- ((DS) XIOH + 3030 H) U (AL) (iv) <u>Register Indirect Addressing Mode:</u> In this mode, the offset address is specified through pointer register Or Index Register. For Index register the

SI register (Dr) DI may be used, where as for pointer register Bx register (Dr) BP register may be used.

MOV AL, (BP)

It copies into AL register, the contents of memory location whose address is calculated using offset as contents of BP register and the contents of Ds register.

(AL) ← ((DS) X10H + (BP)]

2) XOR (DJ), CL

xor operation is performed bluthe contents of CL register and the contents of memory location whose address is calculated by Ds and DI and the result is placed in the same address.

(CDS)×IDH + (DI)] ← [(DS)×IDH + (DI)]×OR CL (V) Base + Index Register addressing mode;

In this mode both base register (BP Or BX) inder register (SI OR DI) are used to indirectly oddress the memory loca -tion. This is useful when an array of data is to be addressed.

EX:- Proffeet

1) MOV (BX + DI), AL

Flizly

coppes the contents of AL register into memory location whose address is calculated using the contents of Br register and DI registers.

((DS) ×10H + (BX)+(DI)) ← (AL)
(WP) <u>Register</u> <u>Relative</u> <u>Addressing Modes</u>This method or mode is
similar to Base + Index addressing mode.
The offset is calculated using either a
base register (BP, BX) or an Index register

(SI, DI), The displacement is specified as an 8-bit (03) 16 bit number as part of instruction. The displacement is specified 103 addition or subtraction like (BX+3), (DI - 0050 H).

EX:

MOV AX, (DI+06H)

It copies to AL the contents of memory location whose address is calcu lated using DS, DI with displacement of 6 and copy to AH. The contents of Next higher memory location.

(AL) ← ((DS)XIOH + (DI) + OGH]

(AH) ← [(DS) XIDH + (DI) + 07H] (Uii) Base + Index + Register Relative addressing mode:-

This addressing mode is the combination of base + index register addressing mode and register relative addressing mode. To find the address of the operand in memory. A base register (BP or Br), an index register (DI Or SI) and the displacement which is specified in instru - ction is used along with the data register Ex: por piror pine

It copies the contents of the CL register to the memory location whose address is calculated using DS, BX and DI and displacement OR.

 $[(DS) \times IDH + (BX) + (D2) + 02] \leftarrow ((L)$ (Uiii)

string addressing mode:-

The accessing of the string operands is different from that of other operands. There are special instruction -s for string operations. Apart from the segment register, the index registers SI and DI are used.

The segment register DS and the index register SI are used for source String. whereas for destination String, the segment register ES and the index register DI are used. The direction flog bit

The disection flag bit indicates increment (08) decrement operations on strings.

IF DF=0, both SI and DI are incremented IF DF=1, both SI and DI are decremented automatically as a part of the string instruction execution. Thus, sI and DI point to the next byte (or) word of the string. EX:-

MOUS B

It copies the byte from the source string location determined by the DS and SI to the destination string location Es and DI

EX: IF (DS) = D500H, (SI) = 0000H, (ES)= 0F00H (DI) = 0000H, DF=0

Source location = [(DS) x 10H + SI]

= 0 5000 H

Destinction location = $((ES) \times 10H + (DI))$ = OFOOOH Instruction set of 8086:-

The instructions are (1st) represented in 0's and 1's and then texa decimal numbers and then to english tike words which is known as "Mneumonics".

The program written in english like words is called assembly language (00) low level language East which is 8/12

The total number of opcodes under -Stood by any processor is known as its

Assembler - [language processor]:-

It is used to convert low level language into Machine language. <u>Cross Assembler</u>:-

It is a language processor (01) translator used to operate both the opcodes of 8085-8086. 8/12/11

The total no of instructions recognised (or) understood by any microprocessor is called its "Instruction set". The 8086 has the following group of instructions. (i) Data transfer group [copy group] (ii) Arithematic group

(iii) Logical group

(iv) control transfer group (Branch group) (v) machine control group.

(i) <u>Data</u> transfer group:-

The instructions in this group perform data movement blw registers, Register and Memory, register and Immediate data, Memory and immediate data, blw +wo memory location blw Ilo Port and register, and between Stack and Memory (00) register, Both 8 and 16 bit data transfers are Provided.

(i) MOV :-

It copies the byte or word from the source operand to the destination operand.


Mneumonic	Meaning	Format	operation	Flogs
Mov	Move	MOV D,S	0 ← S	None
Destina	hon	SOUZCE	5 @ _	
Memo	oxy mulatox	Accum	ulatox Dxy	
Regis	ter	Regi	ister	
Regi	ster	M	emoiry	
Mere	nory	Rec	pister	
Regie	ster	lm	mediate	
Merr	nory	лſ	mediate	
1.0		1	2 A.	

	Destinat	้ำอก	Source		1
se	gment	Register	Regis	ter - 16	
5	egment	Register	Mer	m - 16	
	Register	16	seg	ment	register
	Memory	J	seg	ment	register.
Ex:-					
i) MO	, XCI XCH V				
2) MO	(px) √∫ \$u[\$um]	←(cs) oddrus), AX			
	the r	memory 1	ocation	identif	îed
by an	the	variable	sum	's spe	cified
บรที่กฎ ผ	livect	addressin	gie	-the	value
of the	offset		Used		lou lation
of men	nory	address.		n., 8	
3) MOV	<pre>cx , [α</pre>	ource * Me	m]		
a) Excha	inge	Instructio	n (xche	n):-	
	11 (18	used	-10 exc	hange	data
blw -		operands.		ž	
UNE MINEUR	nonic	meaning	Format	0 peratit	n Flag
XCI	16	Exchange	X CHG D,S	DE	J

•

1

ŕ,



EX:-

1) XCHGI AX, DX

(DX) ← (AX),

 $(AX) \leftarrow (DX)$

(2) XGHG (SUM), DX

Here, it exchanges data between Dx and Memory location specified by offset value of sum and Ds. (3) XLAT (Translate)

The translate instruction is used to replace the byte in AL with the byte from LOOK UP table (or) user table addressed by BX. The Original value of AL is the inder into the translate table.

Mineumonic	Meaning	Format	operation	riag
XLAT	Translate	XLAT	AL (DX)	1.00
		. No. 19	+(Р (СС)) (СС))	÷ 1
(H) LEA:-	(load ef	fective	addressj	
	is Used			ecified
	with a			
	[load Dat			
	loads 16			ss int
	register a			-6
6) <u>LES:</u> -	Load extr	a segme	n+]	
	loads a			as
	ES register			
Mneumonic	meaning	Format	operation	Flag
LEA	Load effective address	LEA Reg EA	16, Reg16 E	A won
LDŞ	(Load data	LDS 0	Reg16, (EA)E	-Regi6
4	segment)	E	AZ (Reg16).	EA)
	LOad Regi E DS	ALCE	оон] Оон]	(EA12)
1.4	191	DSL C [1] DSH C [1]	002 HJ 003 H)	
LES	Load regis			(EA) (EA+2)
			A. W-LE	N. 1

E&.-

LEA SI, EA

Effective address EA can be specified by and valid addressing mode.

LEA SI, (DI+BX+5H)

Let DI = 1000H and BX = 20H

51 <- 102514

Note:

LDS, LES Instructions load the specified register in the instruction with the content OF memory location specified and also Ds (08) ES as Shown below.

eg: LDS, BX 5000H

<u>)</u>	37	C
44	XX	
1	Bx	
5 8	7	0
22	ωω	

XX	5000
44	5001
wω	5002
ZZ	5003.

(7) LAHF: [Load AH from lower byte of flag degister]

This instruction loads the AH register with the lower byte of the flag register. This (md is used to Observe the status of all condition flags (except (8) SAHF: [Store AH to lower byte of flag register].

--- ·· ·····

This instauction sets (0x) resets the condition code flags except overflow in the lower byte of the flag register dépending upon the corresponding bit Positions in AH.

(9) PUSH F = [PUSH flags to stack]

This instruction pushes the flag register on to the stack, the first the Upper byte and then the lower byte is pushed. The 'SP' is decremented by '2 for each push operation. (10) POPF: [POP flags from stack]

This instruction loads the flag register from the word contents of the memory location corrently addressed by 'sp' and 'ss'

. The SP is incremented by '2 for each POP operation.

PUSH: - (transfer the content of register (11) to the stack top].

This instruction pushes the contents of the specified segister (or) memory location onto the stack. The SP is decreme -rited by '2'.

eg:- push Ax

AH AL 22 11

CUBBENT Stack top is already occupied 50 decrement SP by '1' -then store AH Porto the address pointed by 'SP', further decrement SP by '1' and Store AL. (2) POP: [POP from stack]

This instruction loads the specified register or memory location with the contents of the memory boation of which the address is formed using the current stack segment and stack pointer eg: POP AX

(13) IN: [Input the post]

This instruction is used to read the data from 310 device from post. The address of the ilp post may be specified in the instruction directly (or) indirectly.

AL and AX are the allowed destinations for 8 bit and 16. bit OPERAtions DX is the only register (implicit) which is allowed to carry the Post address. CIL

If the post address is of 16. bits, il must be in DX.

eg:- IN AL, O3H IN AX, DX MOV DX, DIOOH

IN AX, DX. OUT:-[OUTPUT to the post]

(14)

This instruction is used for writing to an output port the address of the output port may be specified in the instruction directly (or) implicitly in DX.

The contents Of AX (Dr) AL are transferred.

eg:- OUT O3H, AL OUT DX, AX MOV DX, O300H OUT DX, AX.

Avithe matic instructions :-

Addition instructions :-

The various addition operations are listed as shown below.

Mneumonic	meaning	Format	operation	·Flog
ADD	Add: tion	ADD D,S	(D) ← (D) + (5)	signitiag
				Zeroflag Aurilary Cary flac Parity flac Carry flac
ADD C	Add with catty	ADC D,5		overflow, signflag, Zero flag, Awilary carry flo Carry flog
INC	increment by '1'	JNC D	z f	overflows Sign flag, Sero flag, Auxilary Carry flag Parity flag
AAA	Asc 11 adjust for addition	AAB	PF retired <	carry flag carry flag overflow, sign flag, gero flag.
DAA	Decimal adjust for addition	. OAA	1842	F, ZF, PF

		4	
	Destinatio	n	SOURCE
i n n	Register	6.00	Register
	Register		memory
	Memor	у	Register
	Registe	.¥	Immediate
	Memo	oky l] m mediate
	Accum	nulatos	Im mediate.
	Register	16	
0.	Register	8	
	memo	۶Y	
Subtract	instructio	<u>ns:-</u>	
ากยางการ	Meaning	Format	operation

13/12

9

Mneumoni	Meaning	Format	operation	Flag
SOB	subtraction	SUB D, S	(D)←(D) -(S)	OF, SF, ZF, AF, PF, CF
SUB B	Subtract With borrow	SBB D,S	(D)←(D)-(S) -(CF)	OF, SF,ZF AF, PF, CF
D EC	Decrement by `1'	DEC D	(D)← (D)-1;	OF, SF, ZF AF, PF
NEGI (2'S Comp)	Negate	NEG D	(D)← O-(D) (CF)←1;	OF, SF, ZF AF, PF, CF
DAS	Decimal adjust fox Subtraction	DAS		SF, ZF, AF, PF,CF OF-Undefine
AAS	ASCII adjust for Subtraction	A AS		AF, CF, OF SF, ZF PF-Undefine

For	SU	3,	SU	BB	-	

_	Destination	5corce.
	Registex	Register
	Register	Memory
	Memory	register
	accumulatos	Immediate
	Register	Immediate
	Memory	ammediate

Destination (for Decrement) -121 Subtracts the Register Source operand from 16 destination operand but the Register 8 result is not stored anywhere. Flogs are modified accor The Memory -ding to the result of Subtra - ction. eq; - CHP, AX, BX TEST D, 5 CHP, BX, 0100H Destination AND operation (for Negate) CMP[0500H], BX CMP (HP & 0200H), 0200H. Register (0)- (5) Memory But D and s are not changed according to result Hags will be Compare [cmp] :- [Arthematic (or) logicalgroup changed This instruction compares -16e SOUYCE operand which may be a register (or) Imme -diate data (08) memory location with G sectionation anerand with YPO (nx) memory

	Multiplicat	ion and	division	9 <u>nstau(tion</u>	53-
	Mneumonic	Meaning	Forma	and the second se	
	MUL	MUItîPly (unsîgned)	Μυι 🙉 5	$(A_{A}) \leftarrow (A_{A}) + (S_{A})$ $(A_{A}) \leftarrow (A_{A}) + S_{A}$ $(D_{X})(A_{X}) \leftarrow (A_{X}) + S_{A}$	OF, CF, SF, ZF, SIG AF, PF-Undefine
	DIV	Division (un signed)	DIV S	$\frac{A \times}{Ss} \sim ONOF direction (AL) \leftarrow Q\left(\frac{A \times}{Ss}\right)$ $(AL) \leftarrow R\left(\frac{A \times}{Ss}\right)$ $(AH) \leftarrow R\left(\frac{A \times}{Ss}\right)$	OF, SF, ZF AF, PF, CF-Undefine
	DIV	DIVISION (UNSIGNED)	SX DIV S	$AX \leftarrow Q(DX, AX)/$ SIG $DX \leftarrow R(DX, AX)/SIG$	OF, SF, ZF, AF, PF, CF-Undedi
~	TMUL	Intezex Multiply (signed)	JMUL Que S	(Ax)←(AL)-¥ 58 (Dx)(Atx)←(AX)+ SIG	OF, CF, SF, ZF, AF, PF-Undefined
	I DIV	Inte3cð Dîvîde (Signed)	TOL	$(PL) \leftarrow Q \left(\frac{PX}{S8}\right)$ $(PX) \leftarrow R \left(\frac{PX}{S8}\right)$ $(AX) \leftarrow Q(DX, PX) / SC$ $(DX) \leftarrow R(DX, PX) / SC$	PF
	teria pre	ASCII adjust for Multiplica - tion	AAM		SF, ZF, PF, OF, AF CF- Undefined

Mneumonie	Meaning	format	OPeration	Flags
AAD	ASCII adjust fox division	AAP		SF, ZF, PF, OF, CF-Unde
свw	convest Byte to word			None
	convert word to Double word			None

milter logical operations :-

The logical operations AND, DR, NOT, EX-OR are used (in this group w.r.to S.bit (0r) 16-bit operands.

compare instructions.

AND: [logical AND] This instruction bit by bit and 'AND's' the source operand that may be an immediate, a register (or) memory location to the destination operand that may be a register (or) a memory location, the result is placed in destination operand.

AND AX, BX

AND AX, DOIDH

AND [4000H] AX.

Flags:-

Flags effected are CF, OF, PF, SF, ZF

AF- undefined.

OR: [logical OR]

21 Performs logical 'OR' of the two Operands replacing the destination with the result.

Elag:-

CF, ZF, PF, SF, OF,

AF . undefined.

29:-

OR AX, CX OR AX, OIIOH OR AX, [SUM] OR [1000H], AX EX-OR: [IDgical XOR]

It performs a bitwise exclusive OR of the operands and returns the result to the destination.

Flags:-

CF, ZF, PF, DF, SF. AF - Undefined.

eg:-

XOR AX, DX XOR AX, OIOIH XOR [IOOIH], AX

NOT :-

invests

This instruction complements the contents of the operand register (or) memory location bit by bit.

eg:-

NOT AX NOT [5000H]

Flags :-


None.


Shift instruction :-

These instructions are used to shift (02) rotate the data either to left (02) right

SHL/SAL :- [Shift logical left] Shift arthematic left]

It shifts left the destination by count bits with zero's shiftled to right entered at the other end. The carry flag contains the last bit shifted out.






- - HERE A PROVE AND A PROVIDENCE AND A


NUK .- [KOFAIL SIGN (WITHOUT (0884)]

Rotates the bits-in the destination to the right count times with each bit Shifted right by '1' bit, 'LSB' transferred to 'CF' as well as 'MSB'

Flags effected :-

CF , OF






RCL:- [Rotate left through carry]

It rotates the bits in the des -tination to the left count times with each bit shifted left by '1' bit, 'MSB' trans ferest to 'CF' as well as 'LSB' flags effected:-

CF, OF



AS A 7 CF RCR: (Rotate Right through carry) It votates the bits in the destination to the sight count times through the carry flag with each bit shifted right by 'I' bil, 'LSB' transfers to 'CF' and . the content of 'CF' transfers to MSB' CF. 8A 7 CF 15/12) TEST; - [Test opcode is Test][logical compare instruction] It performs a bit by bit logical 'and' operation on the two operands. The result of this 'AND' operation is not available for further use but flags are affected. The affected flags are OF, CF, SF, ZF, PF The operands may be Registors, Memory (0δ) Immediate data.

......

eg:-

TEST AX, BX

TEST [OSOOH] OSH

TEST [BX][D], CX

Strang

control transfer group:-

These instructions transfer the flow of execution of program to a new address specified in the instruction directly (08) indirectly. When this type of instruction is executed, the cs and IP register loaded with new values of cs and IP corresponding to the location where the flow of execution is transferred.

(1) unconditional Branch instructions:-

JMP:-

eg:-

[unconditional Jump]

This instruction unconditionally transfers the control of execution to the specified address using 8-bit (or) 16-bit displacement. NO flags are affected by this

instruction.

The JMP May be intrasegment relative Short jump. (08) Intrasegment, Direct, far Jump

> JMP LABEL JMP Disp 8-bit JMP Displacement 16-bit

Ineumonic	Meaning	condition
AL	Jump if above	CF = 0, ZF = 0
JAE	Jump if above and equal	CF = 0
ТВ	Jump if below	CF = 1
JBE	Jump if below (08) equal	CF=1, ZF=1
JC	Jump if Carry	CF=1
JUXZ	Jump if CX is zero	CXEO
JE	Jump if equal	ZF=1
J61	Jump if greater . (Signed)	ZF = 0, SF = 0f
JGIE	Jump if greater (08) equal (signed)	SF=OF,
JL	JUMP if IOW (Signed)	SF ‡OF
JLE	Jump of less (or) equal (signed)	zf=1, SF +0F
JNA	Jump if not above	CF=1, ZF=1
JNAE	Jump if not above (08) equal	cf=1

Mneumonic	meaning	condition	2-
JNB	Jump if not below	CF =0	= ° ‡0
JNBE	Jump if nor below or equal	(F=0, ZF=0	= '}S
JNC	Jump if no carry	CF = O	
JNE	Jump if not equal	zf=0	
JNG	Tump if not greater (signed)	ZF:1; SF # OF	
JNGIE	Jump of not greater (0x) equal (signed)	SF = OF	
JNL	Jump if not less (signed)	SF = OF	°-
JNLE	Jump if not less and equal (signed)	ZF=0, SF. CF=OF	0
TN0	Jump if not overflow (Signed)	0F = 0.	
JNP	Jump of not pasity	PF = 0	
JNS 1,1	Jump is' not signed	SF = D.	
JNZ	Jump if pot zero	ZF = O	
JO	Tump if overflow (signed)	0F = 1	
JP	TUMP if, Parity	PF = 1	1
JÞE	JUMP if parity is even	PF = 1	the lite
JPO	Jump if parity is odd	pf=0.	

Mneumonic	Meanir	ng		cond	ition	
TS	Jump	rf sig	ned	SF	z 1	
JZ	Jump	îf ze	٥٧	ZF	c 1	
	The fol	lowing	Mneuma	sincs p	2030	
Some ope	sation					
Some ope INA NJB		JNB JNC JAE	JNBE JA	JNG JLE	JNGE JL	JNI JGE

19/12/12 LOOPLOODEL 3+ (LOOP) (LABEL):-

> Decrements '(x' by 'one' if $Cx \neq 0$, control -transfers to label. The label operand must be within -las (0x) lat bytes of the instruction following the loop instruction. Flags:- NO flags (are affected.

ex:-

 $(c \times) \leftarrow (c \times) -1;$ If $(c \times) \neq 0$ + ymut then (si (si (1P) \leftarrow (1P) + Dispression Turi

10

LOOPE/LOOP z' SLOOP while equal/LOOP while zeroj It decrements '(x' by 'one', if (x and zero flag is set then control transfe to label.

ex:-

 $((x) \leftarrow ((x) - 1))$

If $(CX) \neq 0$ and (ZF) = 1;

then

 $(2P) \leftarrow (2P) + Disp(8)$

Flags:-

ex:-

No rlags are affected.

100PN 2/100PNE LABEL [100P while Not zero and 100P while Not equal]:

It Decrements 'Cr' by 'one', if cr \$1 and zero flag is Seset, the control transfers to label

1

 $(cx) \leftarrow (cx) - 1;$

· If (cx) = 0 and (ZF)=0; then

 $(1P) \leftarrow (1P) + D^{2}$ Flags:- ;(2

is id not flags are affected.

CALL :-

This instruction is rused to call a Sub-routine from a main Program. The address of the Sub-routine (02) procedure may be Specified directly (02) indirectly defending Upon the addressing mode. If procedure (02) Sub-routine is available in the same Segment (±32 K disp), it is known as intra segment (all (02) near call.

If the procedure is outside the segment, is known as inter segment call (0x) far call. This is unconditional call instruction, on execution, the incremented IP is stored on stack top (for near call) cs and IP in case of far call Syntan: CALL procedure NAME

> $((SP)) \leftarrow ((IP));$ $(SP) \leftarrow (SP) - 2;$ $(IP) \leftarrow (IP) + Disp(8);$

The call instauction dan be 3 bytes to 5 bytes.

The TOULSMORE which you would be 1.10 (RET):-19. At each call instruction, the contents of cs and IP are pushed on to stack. At the end of the procedure, RETURN instruction most be executed to transfer control from a procedure back to the main program. by getting the address stored on stack. The size of the setuan instauction Vary as one byte and three bytes <u>eg:</u>-(JP) ← ((SP)) (SP) <-- (SP) + 2 (For near call) $>(c_{sp}) < (sp)$ >(SP) (SP) +2 (FOD FOD call) RET DATA IG $(IP) \leftarrow ((SP))$ CSP) ← (SP)+2+ DATA IG Interrupt Hype N This instruction is used to find out the address of the interrupt service routine INTO: (Interrupt on overflow) This command is executed when i, i overflow flag is set. CONT OF STREET

<u>IRET:</u> [Return from Interrupt service routine (ISR) It is used to transfer control back to main routine from ISR.

REP (Repeat Instruction prefix) :-

This instruction is used as a prefix to other instructions. The instruction with REP Prefix executed repeatedly until the cx register becomes zero.

When 'CX' becomes 2000, the execution Proceeds to the next instruction in sequence <u>REPE/REPz</u> [Repeationequal (08) zero]:-

Thes instruction is used when the result becomes equal when the result is equal then zero flag is going to be set. Movsb Movswig-[move string Byte (or) string word]

The Starting byte of the source String is located in the memory location; Whose address is calculated Using SI and DS.

The Starting address of the destination location is given by DI and Es. This instruction moves a string of bytes (or) words pointed to by

DS: SI Pair (source) to the memory location pointed to by ES: DI pair (Destination). If DFis zero (DF=0), index registers are incremented, otherwise they are decremented MOVSB ES: DI C DS; SI. eg:-Therefore the instruction depending stilling stilling stilling to be and the state of the state of the stilling LOAD SB/SW: - [load string byte (or) string word Dr. transfers the string element 11 addressed by DS:SI to the accumulator. The size of LOADSB/SW Zis Ibyte MOVSB/SW load SB (AL) ← (DS:S]) $(SI) \leftarrow (SI) + 1;$ If DF = 0;(S1) ← (S1)-1; IF DF-1; load sw $(Ax) \leftarrow (DS', SI)$ $(SI) \leftarrow (SI) + 2; If DF = 0;$ (SI) ~ (SI)-2; IF DF=1; STOSB[SW:- [Store - String byte (08) word) It stores value in accumulator location ES: DI

STOSB :-

STOSW :-

$$(ES:DI) \leftarrow (A \times)$$

$$(DI) \leftarrow (DI) + 2; \quad 2f \quad DF = 0;$$

$$(DI) \leftarrow (DI) - 2; \quad 2f \quad DF = 1;$$

<u>CMPS:</u>-[compare string byte (or) string word] [CMPSB/ CMPSW]

It subtracts the destination String value from the Source, the without Saving the results. But updates the flags based on the result of subtraction.

CMPSB:-

$$DS:SI) - (ES:DI)$$

 $(DI) \leftarrow (DI)+1;$
 $(SI) \leftarrow (SI)+1;$ If DF=0

$$(DI) \leftarrow (BI) - 1;$$

 $(SI) \leftarrow (SI) - 1;$ If DF=1

CMPSW :-

$$(DS; S1) - (ES; D1)$$

 $(D1) \leftarrow (D1) + 2;$
 $(S1) \leftarrow (ST) + 2;$

TL DESA.

21/2

 $(DI) \leftarrow (DI)^{-2};$ $(SI) \leftarrow (SI) - 2;$ If DF = 1;SCASBI Flags affected:-AF, OF, CF, PF, SF, ZF SCASB/SW:- [scan string Byte | string word] It compares the value at ES: DI from the accumulator and modifies the flags. · SCASB :-(AL) - (ES:DI) $(D] \leftarrow (DI)+1; \quad If DF=0.$ $(DI) \iff (DI) - i;$ If Df = iSCASW: (AX) - (ES: DI) $(DI) \leftarrow (DI) + 2;$ If DF=0; machine control (0x) Flag manipulations group of instructions :-CLC:clear carry. (CF) = 0; size - Ibyte. Flags affected : CF

CMC 1-[complement array] (() ((); 510 %-[set carry] (CF) <-- 1 CLD:-[clear direction flag] (DF) ← 0 STD :-Disection plag] Lset $(DF) \leftarrow 1;$ CLT:-[clear Interrupt Flag] (JF) -0 ; al Disables the maskable hardware interrupts by cleasing the intersupt Flag. The NMJ's and the software interrupts are inhibited. \$17:-[set Intersupt flag] $(\mathrm{JF}) \leftarrow \mathrm{I};$ It Enables hardware interrupts.

HLT: [HLONAN] [Halt]

Halts C.P.U Until deset line is activated.

not

[NO operation]

This is do nothing instruction results in the occupation of both space and time Wait (08) FWAIT:-

C.P.U enters wait state Until the rore CO-processor signals that it has finished its operation. At that instant test pin receives a high input signal.

LOCK :- [LOCK BUS]

This instruction is a prefix that causes the CPU assert bus lock signal during the execution of the next instruction. It is used to avoid two processors from updating the same data location. INT num: [Interruph]

It mitiates a software interrupt by Pushing the flogs, clearing the trop and interrupt flags.

FALC: [Fills AL with carry]

AL ← O; if CF=O; AL ← FF; if CF=1;

Charles States and

Assembler Dinectives

Assembly language programming: [A.L.P]

The language written in the form of Mineumonics is known as assembly language. It is machine dependent language. It consists of Mineumonics with different data values, addi tional information like assembler directives. I) while an A.L.P to transfer OFH and CGH to registers AL and BL. 3)

4)

step.

Ş

3

4

5

MOV AL, OFH The data OFH is transferred to AL MOV BL, CGH The data CGH is transferred to BL HUT

2) White an A.L.P to transfer the contents Of Memory locations (2000 H and 3000 H to AH and BH, then transfer these values to memory locations 4000 H and 5000.H.

MOV AH, (2000H] -> It indicates address (01) Heinty MOV BH, (2000H] -> It indicates address (01) Heinty The 'content of (2000H] is Hansfered to AH The content of (3000H] is The content of (3000H] is transfered to BH MOV (5000H], BH The Content of "AH is is transfered to [4000H]

> The content of BH is transferred to [5000H]

of memory locations 3000H and 4000H to
Ax and store them in 8000H, 8001H USin
register indirect addressing.
Mov 82, [3000.47]
19902 AX, [2000-H]
MOV SI, 3000H
MOV AL, [S]
MOV 39 SI, 4000H.
MOV AH, (SI]
MOV SI, 8000H
MOV (SI), AL
MOV [SI+1], AH
HLT.
4) Write an A.L.P to add two 8-bit numbers.
The numbers are in memory locations
2000H and 2001H, then store the result in memory locations 3000H and 3001H
Algorithm:-
SteD a
2 → clear register , AH for carry. 2 → Get first data byte into AL.
3 -> ADD first data: byte with second data
byte.
4 -> check for carry. If there is no carry
go to step-6.
5 -> Increment AH for carry
$6 \rightarrow$ store the result.

MOV AH, OOH [AH] ← 00 H MON AL, [2000H] [AL] - 1st byte. NON ADD AL, [2001H] [AL] ← (AL]+ [2000H] (AL] + [] nd byte JNC LAST AH INC LAST : MOV -[3000H], AL MON [3001H], AH 23/12/12 HLT. an A-L-P to add a word, type data 5) Worte the offset address 0800H and located at 0801H in segment address 3000H to another word type data located at the offset 0700H and 0701H in the same address Store the result at the offset segment. 0900H and 0901H in the same address Segment Store the carry generated in addition in the same segment at the offset address 0902H. the operand comment opcode MOV 7 Initialize DS with Segment AX, 3000H address 3000 H. DS, AX MOV Nº . Ax, (0800H) Hove the first data word MOU +0 AX AX, (0700H) ADD ADD AX with Second data word. [0900H] AX MOV ISB result is stored at offset addresses (manul - (manul)

. 6,

F

- is word equal to i jump to MON [0902H], OOH - oddiess cc. ADV [0902H], OOH - of there is no carry store CC: MOV [0902H], OIH [imp to the address END store oill at the offset END HLT. address [0902H] Stop . Write an A.L.P to subtract a word in 6) memosy location 0500H from a word in memory location 0600H . The segment address for these two words is 4000H. Store the result in location 0400H. MOV AX, 4000H MOV DS, AX MOV AX, [0500H] 'SUB AX, [0,500H] MOV [OLLOOH], AX HUT. 7) Write an A.L.P. to find the Smallest word in an array of 100 words stored sequentially in memory, starting at the offset address 1000 H in the segment address 5000H. Store the result at the offset address 2000H in the Same segment (-- (or) MOV AX, FFFFH -Initialize (> with no of MOV CX, 99 comparisons (100-1) (99 comparison) , MOV AX, 5000H. MOV DS, AX . Data segment is inifiated MOV S1, 1000H - source address is in reg sI

MOV AX, [SI] - Move the first woord to AX START:NOP INC SI - Increment SI twice to INC SI Point to the next woord. CMP AX[SI] - compare next woord with Word in AX. IC RPT REPEAT - If AX is smaller jump to the address pepeal. MOV AX, [SI] - Replace the word in AX with the smaller word. REPEAT : LOOP START - Repeat the operation to start. MOV [2000H], AX - Smaller no. 9s stored in HLT. 2000 H. I) curite an A-L-P to find Smaller. in two numbers MOV AX, 2500H 'O' DI. AX NOV AX, 2500H 'O' DI. AX NOV AX, 2500H
INC SI Point to the next word. CMP AX(SI) - compare next word with JNNG word in Ax. IC RPT REPEAT - If Ax is smaller jump to the address repeat. MOV AX,[SI] - Replace the word in Ax with the smaller word. REPEAT: LOOP START - Repeat the Operation trom start. MOV [2000H], Ax - Smaller no. 9s stored in HLT: 2000 H. T) CUNTE an A-L-P to find Smaller. in two numbers MOV Ax, 2500H 10' DI. Ax NOV Ax, 0500H 10' DI. AX NOV AX, 0500H
CMP AX(SI) - compare next word with JNNA Word in AX. JC RRT REPEAT - If AX is smaller jump HO HAE address Repeat. MOV AX, [SI] Replace the word in AX With the smaller word. REPEAT: LOOP START - Repeat the 'Operation from start. MOV [2000H], AX - Smaller no. 9s stored in HLT. 2000H. HLT. 2000H. HLT. 2000H. HLT. 2000H. HLT. NOV AX, 0500H. MOV AX, 2500H MOV AX, 2500H MOV AX, 2500H MOV AX, 2500H MOV AX, 2500H
T) CUNITE ON A.L.P to find Smaller in two numbers MOV AX, 2500H 10' DD. AX 10' DD. AX 10' DD. AX 10' DD. AX MOV DS, AX MOV DS, AX
MOV AX, 2500H 10" DS. AX MOV AX, 0500H 10" JI, 1055H MOV DS, AX.
CMP Ax, [1025H] (01) CMP Ax, [0300H] TC BSR TC x Yz MOV Ax, [1025H] MOV Ax, [0300H] BSR: MOV [1000H], Ax MOV [0400H], Ax HIT HIT

· ·

, 7

ł

tre

8

9)

×

& write an A.L.P to tind larger in two no. The two no. (or) words (16 bits) are in memory locations 0500H, 0502H. Store the result in 0503H, 050GH. The segment starting address is 6000H. MON AX, 0500H MOV AX, 6000H MON DS, AX MOV DS, AX. MOV AX, [02004] MOV SI, (0500H] CHP AX, (03004) MOV (Ax, [SI] INC (SI] (Or) JNC XYZ INC (SIZ MOV AN. OBOOM CMP AX, [SI] MON (DUDDH) AY JOC KLA MOV AX, [S] 417 KLA: INC (SI) INC SI MOV [S], AX HUL 9) Write an A.L.P to find the largest number among series of 10 words. The words array is starting from the memory address 0808 H. The segment is starting from 0505.H. MOU AX,000011 MOV CK, 09 MON CX,50 MOV AX, OSOSH. MOV 57, 000 H MOU DS, AX. MON SI, EOBOSH. START: (MP Ax, [S]] JNC CC MOV AX, [S] (or) start: INC SI. MOV AY, [S] INC SZ DOP STAPI INC SI cc : CMP AX, [SI] INC ST CX DEC 411

JMC Man NON FELS NOM Mon Ax, [sa] Nan: LOOP Start NOV [DATAN] NOM 1111 to) white an ALP to add 50 words, the cased of words is starting from memory tocation aloght store the result in memory tocation arout, arout raroget the segment is starting from 7707H 11) V (× 49 MOL SULOOH OV AN RACH NOV DS, AX DIDUU MOV SI , 010011 NOV AN [ST] INC ST INC ST 1 Pr. [SJ] TAVE DUN JNC BL PUM : LOOP LANT MON [02001], AX MOV JOST , BL 1111

riyuo minir o 1) Get count in register (x. _> clear register BL 10 2) Initialize data Segment hold carry 3) Giet 18t Source address in SI. 4) Get 1st no. in array in Ax. 5) ADD next no. in array with Ax. 6) check for carry. 7) If these is no carry, goto stepg. 6) Increment BL. -> Increment SI 9) Decrement count by '1'. to) If count = 0, go to step 5. (1) Store the result. 11) Write an. A. L.P for the above program using addition with carry [ADC] .16 MOV (X) 49 MOV AX, 7707H MOV DS, AX. MOV. SJ ., 0100H MOV AX, (SJ] slast INC SI. INC SI. ni ADOC AX, [S] Loop start MOU[02001] AX . HIT

12) Write an A.L.P to find is complement of a word in location 1234H. Store the result in 2345H. Segment address is 34567H.

MOV MY, SUNGH HOW DS, AN MOU SI, 12311H -> MOU AX [SI] " I" IN Mar (23115H], W ZAXZ 1 . . .

13) Write an A.L.P to find 2's complement of a word. in location 1234H, store the result in 2345H. segment address: in 3456H

Plan DX SHIGH for byte 124 15 11: MON DS, AX N 24 ST - D 3011 MOVBL, OOH P IM! 1. Y . É NOT AL MOV AL, (10004) NECIANT ADD AL, OIL NEG AL MOV [2345H], ANTINC AVE MOV [2000 4], AL XYZ MOV [200014] AD HLT 1117 . 14) write an A.L.P to transfer 100 bytes starting -Bom 1000H +0 2000H on wards. MON (Y. 100 MOU AX, 2772H MOV DS, AX MON 51, 1000H MOV DI , 2000H Stat: MON AL, [S] MOV (P2), AL INIC SI INC DI LOOP START

HLT.

15) | Write an A.L.P for word manipulation. 4F 75 present in memory location 1000H. JF' is present in memory location 2000H Store - FFH in 3000H MOV AX, 3838 H 4F OF - AND MON DS, AX . OF. MOV AL, [1000H] 26 AND AL, OFH . DF . AND MOV BL, [2000H] CF 00001111 AND BL, OFH . 11110000 ROL ROL F ROL FO - ADD OF FF ROL \rightarrow (AL \leftarrow FO). ADD AL, BL MOV [3000H], AL. 1000M LUET HLT 16) write an A·L-P for word manipulation ED is present in memory location 7000H ce' is present in memory location 5000 H Store BEN' DCH' in 66H. MOV AX, 9999H MOV DS, AX. DC AL, [7000H] MOV AND AL, ODH . C 5 AND MOV BL, [5000H] CO-AND BL, COH. ADD AL, BL FDY OD AND ROL OD ROL ROL 10 ROL 611 MON [ODGGH], AL CD POL HLT DC

18) larger among the series of no words the no. of words are present in memory location 1000H. MOU CX, [1000 H] 1000 57 MOV AX, (5000H) 1001 . MOV DS, AX MON 'SI, [IOOIH] MOV AX, 0000 H START: CMP AX, [S1] JNC REPEAT MOV AX, [SI] REPEAT. INC SI. INC ST. LOOP START MOV (0300H] AX HLT. 19) Find i's comp of a number in location 1000H. Store the result in 2000H. The starting address of the segment is 5000 H. MOV AX, SOOOH. MOV AX, 5000 H MOV DS, AX. MOU DS, AK MOV SI, 1000H. NOI [1000H] MOV Ax, [SI] MOV AL (1000') NOT [AX] MON [2000H), AL MOV [2000H], AX 1117 HIT.

P	
30) white an AIP for is complement of	
word in 1000H. Assume remaining data.	
MOV AX, SOOOH	
MOV DS, AX. MOV AX, [1000H]	
MOV NOT AX	
MOU [2000H], AX	
HLT	
word	
MOV AX, 5000H	
MOV DS, AX	
MOV AX, [10001-]	
NEG AX	
MOV [2000H], AX	
HLT 22) write on Allip for sum of series of	
22) write an A-L-P for sum of some count is	
16 - bit numbers (or) words. The count is	
in memory location 2000H. The array	
starts from the memory location 3000H	
Store the result in memory location, 4000 fl,	
4001H, 4002H The starting address of the	
Segment is 50001t. MOV BL, OOH	
MOU CX, [2000H]	
MOV AX, 5000H	
MOV DS, AX	
MOV AX, 0000H MOV ST. 3000H	
NOV SI, 3000H	

Stant: ADD AX, (SU) JNC BSR JNC BL
JNC BL
BSR JNC SI
INC SI.
LOOP START
MOU [GOOH], AX
NOV [4002H], BL
RSD WITHE AN ALL-P FOR BLOCK data HIGHSTELL
The block of data words are stored in
me block of adia determine block of adia determine provided and the address pood on words.
Transfer all these date words to memory
Transfer all these from 5000 H on wards. Weathing starting from 5000 H on wards.
The count is in memory location locott
MOV CY, [1000H]
MON DS. A.C.
MOV ST, 2000H -
MOV DT, 6000H
Pum: Mou BK, [SI]
MOV (DI) BX
INC DI DI
INC DI INC DI LOOP PVM
HLT

24) Write an ALP Using bubblesort technique for the given data in the Specified memory locations

MOU CY, OHH 100 256 MOV AX, 5366H 178 MOU DS, AX. 154 Data DB (296 MOV SI, 1000Hcount DQ 5 END Rate segment MOU AX, [S] Stadt: INC ST Assume Nov AX, deta CMP AX [S] How SI, affset (Date) JNC ELE > MOV CX CX-1 MON AX, [S] DS, AX AX (ST) ELE: loop stort CHA AX [SI]+2 JH BSR CX. 03H MOV MOV AX,[SI] X AST+2], AX CMP AX, [S] × [ST] AX RS JNIC

ADD SI, OLH Dec CA smalled vo. Dec DX

NC

T 296 -154 296 100 178 . ` 154 296. 1-12 100. U 2F1 296 100. 1 78 I 154 100. 100 . 256 296 256 296 IV 296 256 154 100 296 256 3F1 154 100 296 256 154 100 296 256 154 100

I'ME CS: CODE, DS: DATA 24 TA SEGMENT Noray DB 17211H, 2772H, 8552H, 5366H: Enter all The data stems of orray JUNT LOU DUN. SGUIL ALAS D'.C SEGMENT start : MCV AX, BOOOH. MOU DS, AX MON CL, COUNT: load the no. of data stems in cl Die chi Decrements a as the no. of passes in 1 less than no. of data 130: MON BL, CL : Initialize BL with no of Composisons to be done in each pass MON SI, offset (1500H): Move the offset addressinto SI. ELE : MONAX, [SI] : MOVE one of the data items into Ax ADD ST, \$24]: Add, 02 40 52 to point to not obta cmp Ax, 1ss?. Compares the not data ilem with the content of nx To co. If the 1st data storm "& less than 2nd then go to ce vous Av. [5]]; else, exchange the data in Ax I and the memory SUB 51, 02 M : Subtract 02 from SI to point to praisious memory location. : store the content of Ak in the memory MOIISI, AX ADD SI,024 : Increment SI by 2 to compare the mert data with Ax : Decrement the no of companisons FC SL in BL by 1

JIVE ELE. 4 BL = 0. go Io compare for mat Comparison LOOP ABC: If BL=0, go to ABC MOV AX, [SI] - Code Encls HLT 1500 -> - 1724 1502 - 2772 (n-1) passes 1504 - 8552 1508 - 5386. COUNT: DUH J. 1724 2772 855 5366 CL = 044. 8772 17211 8552 5366 CL: 0314 . 2772 8552 14211 1564 BL:03H · 2472 852 3361 1424 51 = 1500 Su . ELE: AX = 1724. 8552 2772 5365 1724 SI - 1502 6552 5366 2772 1924 8532 5366 2722 12211 Compan: 1724, 2772. JC CC. XCHA AX, [S] SUB SI, OLH HOV [ST] AX ADD SZ , 0214 . CC DEC BL MOV AX, [S] BL:0214 JNZ: ElE BL = 0 LOOP ABC. BL:0 (I2/X(1 VOY)

And Provide
- dep 11073
while an Art p to arrange given series of
Words in descending orden.
DATA STEMPTUR
STOPPIE NT
NUMBS DW 172411, 2442H, 8552H, 5366H, 9999H.
FQU 05
DATA ENDS.
CODE SEGMENT
START: MOV AX, Data] Initialization of data segment MOV DS, AX]
MON DX, COUNT - 1
REPEATS : MON CX, DX
MOV SI, OFFSET NUMBS
REPEATI: MOU AX, [ST]
CMP AX, [SJ+2] compare two no. in array
JH CC IF no. in Ax is greater
xchq [SI+2], Ax then jump to the address
XCHG SI, AX
XWX CC: ADD ST, 02 ; Increment SI to point
LOOP REPEATI to the mext number
DEC DX in the array.
JNZ REPEAT 2
Code Ends
END START.
ENP

25) White an A.L.P to sort an array in ascen -ding orden. ASSUME cs: code, Ds: data DATA SEGMENT NUMBS BI DW 1724H, 2772H, 8552H, 5366H, 0026H COUNT EQU 05 DATA ENDS. CODE SEGMENT START: MOV AX, Data?; Initialization of data segment MOV DS, AX MOV DX, COUNT-1 REPEATZ: MON CX, DX 'MOV SI, OFFSET NUMBS REPEATI : MON AX, [SI] CMP AY, [SI+2]; compare two no. in array JL CC ; If no. in AX is greater XCHQ[SI+2],AX then jump to the address XCHG SI, AX cc : ADD 31,02; Increment SI to point to the next number in the array LOOP REPEATI DEC DX JNZ REPEAT2 code Ends END START.

242	the an A.L.P to find out the no. of even
	id odd numbers from a series of bytes
	ASSUME (S:code, DS: data DATA SEGIMENT NUMBS DW: 0000H,0001H,0010H,0100H COUNT FOU 05
	DATA ENDS
	CODE SEGIMENT
	JAPT : MOU CX, COUNT
	MOV AX, Data MOV DS, AX MOV BX, COH 2 (07) XOR BX BX MOV DX, OOH 3 XOR DX, DY MOV SI, Offset NUMBS BSR: MOV AX, [S] RCR AX, OI JC ABC INC DX Jmp last
1	ABC ' THE BY
	1052 : 1000 BSR > ADD SI, 02.H MOVI [2000H], DX MOV [7964H], BX
	code ends
	END START
1	

&物

24)	While an A.L.P to tima positive & negative
IJ	numbers in series of array.
	ASSUME cs: code, DS: data
	DATA SEGMENT
	NUMBS DW: ODIOH, IOILH, IOOH, DOILH
	COUNT EQU 4
	DATA ENDS
	CODE SEGMENT
	START : MOV CX, COUNT
	MOV Ax, data.
	MOV DS, AX.
	MOV BX, OOH - Neg MOV DX, OOH - POI
¢.	MOV ST, offset NUMBS
	MON AX, [S]
	RCL AX, OI
	JS Nardu
	INC DX. MOU CX, court
	Jmp last LEA Bradel
	Nandu: INC BX NOL DX JD
	dast : Loop CK MUNIC [S]
1.	MOU [2564H], DX IHUL [SI]
	MOV [9876H], BX AUD DX
-	code : Ends Ind by
1	END START TWO ST
	END. DEC CY
1	loop start
	HIP

18) Maîte an A.L.P for the addition of two 8-bit without checking jump instruction & covery flag. Nd. ASSUME CS: Code, DS: data DATA SEGMENT 29 NUMBS DW : 003FH, OOF6H DATA ENDS. CODE SEGMENT. Pabit NSBit stant: Mov Ax, data AH. AL MOV DS, AX MOV SI, offset (data) I caray will be ADD MOV AX, [SI] 30) Stored ADD AX, [SI+2] MOV 000 [2772H] AX code Ends END START 27/12/12 END 29) Write an A.L.P foi two 32-bit numbers addition. ASSUME cs : code, DS: data DATA SEGMENT NUMBI DD: 26FD 0123H NUMB2 DD : C210EAILH -RESULT DB 9 DUP (?) DATA (NDS CODE SEGMENT MOV AX Data KOR BL, BL, BL MON DS, AN _ HOW DX, OOH NOV SI, offset (NUMBI) HOV AX, [51+4] MOV DI, OFFSET NUMBER2 HOU DX, [D] +4] 200 × .

MOV [RESULT +4] AX HOV AX, [S]] ADDC AX, [D]] 29) Hurste an - Artip JNC UMA HOV BL, 0001H UHA: HOV [RESULT], AX MOV [RESULT +8] BL CODE Ends END stant Worke on A.L.P for 8-bit Multiplecation 30) Assume cs: code, Os; pata DATA SEGMENT NUMBI DB : F2 H NUMB2 DB : CGH RESULT DB 2 DUP[?] DATA ENDS CODE SEGMENT MOV AX, DATA. MOV DS, AX MOV AL, NUMI MOV BL, NUM2 MUL BL MOV [RESULT], AX CODE ENDS END

31) Walte an A.L.P for the above program with -out using MUL Instruction. Assume cs: code, Os: dala DATA SEGMENT NUMBIDB . F211 . 33) NUMB2 DB: C6H COUNT EOU 64 RESULT DB 2 DUP ?] DATA ENDS CODE SEGMENT Jail MOV CX, COUNT MOU AX, DATA HOU DS, AY - HOU BK, OOH MOV ALJOF2 H Repeal : ADD ALPOCGH DECCX 100p Repeat MOV BX, AX code Ends 28/12/12 34) End stagil. 32) Livite an A·L·P for 16 bit MultiPlication. Multiplicand is in memory location 1100H. multiplier is in memory location 1200H result in memory location 1300H Store the and 1302H. The segment address storts from 3000 H .

> MOV AX, 3000H. MOV DS, AX MOV AX, [1100H]

MOV BX, LIZOUHJ MUL BX MOV (1300H] AX MOV (1302H], DX HLT . White an A.L.P for division where size of 33) dividend is 32 bits, and the size of -the divides is 16 bits. -the MON. AX, 3000H. MOV DS, AX MOV AX, [1100H] ? Dividend is in DX, AX. MOV DX, [1102H] J MOV BX, [1200H] - divisor is in 1200 DIV BX MOV [1300H], AX MON [130214], DX H(1. Waite an A.L.P for division without 34) Using DIV Instauction. MOV AX, 3000H MOV DS, AX. HOW AX, [1100]] MOV DX, [1200H] XOR BL, BL loci: CHP AX, DX Jc(0) JL: Teja SUB AX, DX INC BL Josp Loci Teja: MOV [2772H] BL THIT NOV [ODIIH] AX

35) Whith an A-L-P to compute $\sum_{i=1}^{n} x_i y_i$ where n: 100, x and y are signed 8 bit numbers The address of x_i^{p} is 1000H, The Starting address of y_i^{p} is 2000H. Store the result in (3000H) and 3001H. Segment address starts from 4000H.

> MOV AX, 4000H MOV DS, AX

MOV CX, 100

MOV SI , 1000H

MOV DI , 2000H.

XOR BX, BX

BACK: MOV AL, [S]

IMUL [DI] ADD BX, AX INC SI INC DJ. 1000 BACK. MON [3000H], BX HUT

36) White an A.L.P for addition of two 8-bit numbers without using jump instruction (03) without checking carry flog (BOCK) [already written] ·37)

36

36) Warts an A.L.P for B.C.D addition, BCD numbers are stored as bytes in two memory locations. First number is in memory 92 195 90 location 1000H, second number 59 memory location 2000H MOV AX, 277214. 10010010 $\frac{01011001}{1101011}$ $\frac{010101001}{01010001}$ MON DS, AX XOR BL, BL. MOV AL, [1000H] ADP AL, [2000 H] DAA 5 JNC LI INC BL LI NOV [2500H], AL HOV [2501H], BL HIT write an A.L.P for BCD subtraction. 37) 25 - 10 - MOV AX, 8552H 3-5 MOU DS, AX MOV AL, [1500H] of 8 XOR BL, BL SUB AL, [1700H] g's Comp + ' DAS JNC LI JNC BL LI: MOV [1800H], AL MON [1100H], BL HLT

40) Write an A.L.P for word manipulation The byte 45th is in memory location, 0200H, and the byte FCH is in memory. location 0300H. Store the byte CEH in the memory location 0400H. segment starts from 0500H. 115 MOV AX, 0500H OF. MOV DS, AX 0100 0101 0000 HOV AL, [0200H] 00000101 AND AL, OFH. 15 0 MOV BL, [0300H] AND BL, OFH 5 6 ROL BL, 04 OF ADD AL, BL 00 MOV [OLIOOH], AL 05 HLT 0 0 write an A.L.P for word manipulation 41) - C645H C645H ZIFC H. OFOF F652 0605 MOV AX, 0500H. 21 FC H MON DS, AX FOFO MUN AX, [OLOOH] 2010 AND AX, OFOFH MOV DX, [0300H] 0605 AND DX, FOFOH ROL- 5060 ROL AX, 04 SHL-0506 ROL DX, 04 Rol - 6050 SHE - 060 5 ADD AX, DX MOV [OLIOOH] AX - HET-

40) while the code for statement st 31 (ax + b8) -100 8:-1; e150 X : 1 Cmp AV, BY Ct else JUL(00) JML . LOT 1 MOV Y, -1 JMP 10(2 loci : mov x, 1 45 1002 : HIT 43) While a program code that sets the world x to zero, if (x > world xmAx.) then x = 0. MOV AX, [X] It then CMP AY, [YMAY] JC lost MOV [Y], O Jail : HIT (44) White the code for statement If (A< B) and (B>= 14) then X:A; ehe x=B. MOV AX [A] CMP AY, [B] JC' 1001 If Then Jrnp Jast USCI MOV AV, [8] MANI LAT DX

Mast. CMP LBJ, 19 JGE CC Jmp lasti CC : MOV [B], 14 Jait1: HOV [x], AX HON (x], B HIT 45) White If (A>=14) OR (BARA) (B: 17) AND (C:-5) -then X = X + 1

48 (x > 5) and (4<0) OR (2<=13) Then A=10 else A = 2 Naite an Artip to evaluate the code 471 X = (A * B) + (C * D), where the E variables are in bytes. of values MOV AL, [A] MOV BL, [B] MUL GL MOV DX, AX MOV AL, [C] NOV BL, [D] MUL BL ADD AX, DX Mov BL, JEJ DIV BL. MOV X, AX HE

48) Write an A·L·P to decide whether the Parity of a given no. is even or odd. If Parity is even set DL to OOH, else set DL to OIH. The given humber is a multibyte no. Note:-

Add the multibyte no. with OOH in byte order. The result of the addition reflects the parity of that byte of the multibyte number.

Adding the Parities of all the bytes of the number, overall parity can be determined.

ASSUME cs: code, Ds: Data

DATA SEGMENT

NUMB DD IF2C3BIGH

DATA ENDS

CODE SEGMENT

Start: MOV AX, data MOV DS, AX MOV DH, count XOR BL, BL MOV CL, OOH MOV SI, Offsel NUMB LOC2: ADD BL, [SI] JP LOCI JNC CL LOC1: INIC SI MOV BL, OOH DEC DH

JNZ LOCZ

This program

MOV DL,00
PCP CL, I
JNC LOCS
JNC DL
LOLJ: CODE ENDS
END Start
49) Waite a program to convert the RC B - bit
Pocked BCD number stored in the memory
location 3000H: 2000H into a binary number
and store it in the offset address
20014 in the same segment.
MOV AY, 30004 (Brookg to BAD
MOW DS, AX
MON AL, [2000H]
MON BL, AL - store a copy of
AND AL, OFH. original no. in BL.
FIND BL, FO
ROR BL, 04 BL
XCHGI AL, BL
PION CL. 10 (OT) MOV CL, OAH
MUL CL
ADD AL, BL
MOV [2001H], AL
4(7

and and a support of					*			A DESCRIPTION OF A DESC	North Married
51)	Wafte	an	A·L·P	-10 15	ug mov	e a	word	1	5
	shing						from	-the	
	offset	adds	ess	1000H	-10	lbe	offset		
	address	300	oH in	the	segr	ment	50001	1.	
	MOV	AY 50 DS, AV							
	MON	ES, AX 24.100 25.10	0				· ·		
		01.							
2/1/12	RE P:	MOV SI	لم					•	
52)		0	vood duu				100 at 100 a		

52) Write a Procedure named Square that Squares the content of BL and Places the result in BX. Assume that this Procedure is called from the Same code segment.

SQUARE PROC NEAR

PUSH	AX
MOV	AL, BL
MUL	BL
MOV	BX, AX
POP	AX
RET	
END	PROC

SOUARE

write an A-L.P to find square root of à 2 digit number. Assume that the number is perfect square Assume cs: code, Ds: Data DATA SEGIMENT NUMB EQU 25 RESULT DB(?) Data Ends CODE SEGMENT Stort : MOV Ax, Data MOV DS, AX MOV CL, NUMB MOV BL, 1 MOV AL, 00 CMP CL, O UP : JZ, Last SUB CL, BL INC AL ADD BL, 2 JUD JUL Jast: MOV Result, AL code Ends End start.

(omp of another no.

St

N

MON AX 5000H MON DS. AX MON SJ, 2000H MON AL. ISJ MON AL. ISJ MON BL.00 MON DJ, 2102H. MON BL. [DJ] MIG BL. ADD AL. BH. TNIC BC

INC BL

PC

03/0

55)

MOV 4000H, AI MOV 4001H, BL HIT.

Write an A.L.P for the addition of two 3×3 matrices, the matrices are stored in the forwar of lists. Then store the addition of result in 3rd list.

ASSUME (S: code, DS: Data (123)[789] Data segment (751) (70NT EOU D9H

MATI DB 01, 02,03, 04,05, 06,07,08,09 MAT2 DB 09, 08, 07, 06, 05, 04, 03, 02, 01 MATS DW 09 DUP(?) DATA Ends CODE SEGMENT Stat: MOV Ax, Data MOU DS, AX Mov cx, count MOV SJ, offset mathi MOV DI, offset math 2 Mov Bx, offsel Math 3. Ł XOR AX, AX. NEXT : MOV AL, [SI] ADD AL, [D] MON WORD PTR (BX), AX. INC SI INC DI ADD BX, 02 LOOP NEXT code Ends End stant

56) Write an A-L-P for the multiplication of two 3×3 matrices, the matrices stored in the form of lists and then store the result in another list. ASSUME (S: code, DS: Data $\begin{bmatrix}
 1 & 2 & 3 \\
 4 & 5 & 6 \\
 7 & 8 & 9
 \end{bmatrix}
 \begin{bmatrix}
 7 & 8 & 9 \\
 1 & 2 & 3 \\
 1 & 2 & 3 \\
 4 & 6 & 5
 \end{bmatrix}$ Data Segment Counti EQU 27 rount 2 EQU 18 Mall DB 01, 02, 03, 04, 05, 06, 07, 08, 09 Mais DB 09.07, 06, 05, 03, 04, 02, 01, 08 Mal 3 DW 09(?) Data ends CODE SEGIMENT stast: MOV Ar, Dota MOV DS, AX MOV CX, COUNT 1 MOU Bx, count 2 Mov SI, offset Mat 1 Mov DJ, offset Matz Mov Dx Mal3.

Marso: [Definition of Marso]

6

Star Net

L.

1

14

 A macro is a group of statements Under one name. This concept is used when the no. of instructions are repeating through in the main program.

A macro can be defined anywhere in a Program Using the directives MACRO 8 ENDMAGRO.

The label prior to the MACRO is the macro name which should be used in the actual program.

The end macro directive marks the end of the instruction (or) statement Sequence appigned with the macroname.

DISPLAY MACRO

MOV AX, ADDR MOV DS, AX MOV DX, OFFSET MSG MOV AH, O9H INT 21H

ENDM

The above definition of macoo assigned the name display to the instruction e sequence between the directives MACRO e and the ENDM.

while ascending assembling the c above sequence of instructions will replace the label display, whenever it appears in the program.

A macro may be defined in another macro cor) inother words, a macro may be called from inside a macro control from inside a macro control for this fype of Macro is called mested macro control for the contro

1.1

¢

onton Maczoz (Definition of Maczo]

1

1

原語

10

10

10

R.

A maczo is a group of statements Under one name. This concept is used When the no. of instructions are repeating Through in the main program.

A macro can be defined anywhere in a Program Using the directives MACRO & ENDMAGRO.

The label program. The macro name which should be used in the actual program.

The end macro directive marks the end of the instruction (or) statement sequence appigned with the macroname.

DISPLAY MACRO

MOV AX, ADDR MOV DS, AX MOV DX, OFFSET MSG MOV AH, OQH INT 21H

ENDM

21/1/2013

1

1

10

-

-

3

9

-

1

9

3

3

UNIG-3

I O Interface: - 8255 ppi, valious modes of operation and Interfacing to 8086, Interfacing Keyboard, desplay, Steppen motor interfacing, DIA and AD converter.

> Post is a place where data is loaded or unloaded by mecioprocessor. The post can be In-port or out-port. -) The up takes the data from Elp devece using in-port. for enample, keyboard is the 91p devece to the computer is protesyaced using In-port. whech The up worstes to the olp devece using out-port. for example, CRT is the OIP devece which is connected 1 to house at to the computer.

-> The In-Ports should not draw more current. So Trastate buffers are used when not in use. The out-ports should be able to drive more number of devices so they Should Source more curren


-> out-posits are latched so that the data is available for longer time.

> posits are classified as is Nonprogrammable and Et programmable.

= Eq: Intel 8212 1746 245 is an example of In-port, which Droadannahta.

ppI (programmable 8255

Periphenal Interpace):-



		Petro Manager At-P
047	. 40	pA4
раз	1 20	PA5
PA2	2 1 30	PAG
PAI	2	pA =
P40	4 36	WR
RD	5 35	Reset
ćs	6 34	Do
GIND	7	PI I I I I I I I I I I I I I I I I I I
At	8 32	D2
A0	q 31	D3
pc #	10 30	04
JC 6	11 29	DS
pes		D6
pc4	13	D4
3 A A	14 209	
pco	25	Vcc
Ec.	25	, but
PC2	24	PBC
pc3	14	PBS
PBO	10 1 22	PB4
1894 - PB1	19 1 102	
PBL	20 21	P63
	-3, -1 (a+)	i lon i long
1 Mar + 0 - 4 - 1 -	wied by the	micho processor by
The easts is confect	ywied by the	1 24 34
		WR.
programming command		0.0
CWR (command won	rd Register):-	5.00 1 0
101/2-17		Bo
By BC BS		
	that the all	
	Street Press	
+		
194 get		

The 8255 can be made to operate in BSR (Bit Bet Reset Mode) (or) Ilo mode (Input output port Mode),

Scanned by CamScanner

3811 18013

8255

3

8

3

3

3

3

3

B

P

3

3

S

3

3

al al

B

- B

9

-9

-

3

-

-

9

Carl Carl

Ð

Э

9

)

917 - 10 10 12 5

 $[2S_{ij}]_{ij} = (A_{ij}^{ij} A_{ij}^{ij} A_{ij}^{ij$


pin configuration :-

March (Mar)

 $\exp\{i \theta_{i} - \exp\{i \theta_{i} - 2\theta_{i}\}$

Mode . BSR F is operation in 34 3020 is then 88.55 TIO Mode. opperation is in then cs. J Ba one 8055

BSR Mode :-



mode 1 0 t

C

0

PAR

design 1

CU

t × mode2

Janala

profess porta

mart.

spide.

1318

mode o

PORT A configuration. 0 = old bout

PORTC

upper PC4 - PC4 confeguration

1 = ilp port


1707

Ozolp

1= 1/p.

0


In mode o, the posts is, port A, port B, port C work as Semple Ib ports 'In Model, port A and port B can programme as Ilo posts with handshake. The handshake signals are proveded by post c. In Mode 2, which is applicable only for port A. The port A acts as & bidirectional. > Interface an 8055 with 8086 to work as an I/O port, Ensticulize port A cus ofp port port B as flp port. Port C cus ofp port port A address should be of40h. Monte a program to sense suriton positions swo- 500-Connected to post B. sensor pattern should be displayed on port 4 to which 8 IERS rule connected whele port c lower dégraye no of on subsches out of the total 8 subsches As no the Design in Mode Oil, A, The control word is formed as given below. 300 10 BH B2 BJ BO B4 B3 B6 B6 0 0 D 0 0 0 2068 25 2h. 10 The control word for above problem is 82h 23/112013 Ally All All All All All Ag Ag At AG AS AL AS AL AS AL AD HP ANT 8255 PORTS 16,75 1412 0 0 0 101 0 0 0 0 1,181.11 0 PORT A 0 =) 0740h arman 2 rand Scanned by CamScanner




ov Dx, 0446h ; address of CWR 0746h is loaded to Dx. Mov Dx, 0446h Mov AL, Sah ; OUT DX, AL ; Bab is written into CWR? SUB DX, 04h 350, DX contents become 0746-4 = 0742h which is port B address. · C . S . S . IN ALODX 'S Read PORT B for Switch position. - 1 short -1-bold SUB Dx, Oah; Dx now points to portA. OUT Dx, AL; Display LED'S as per switch position TIM MAN ADAM Moy BL, och Mov CH, OSh YY: ROL AL, OI 3TMI JNC XX. INC BL XX: DEC CH ALL A ISTON => JNZ YY 00 MOV AL, BL. 0-254 ADD DX,04. OUT DX , AL -11 throats compare parts Port A, PORT B as +ILT. 01101 1 'gia a hog

28/1/2013

Control woord you both posit A, posit B au inputs in model. CLUB AN WAT?



PORT A, PORT B as output ports .



Scanned by CamScanner


Fr by B

The

IA LVG

MANANANA MANANA

6-6-



Mode 2 :-EDGINPS option is available only for port A. ->This port in Mode 2. PORT A junctions as Bidimectional in mode 2, post B can be in Mode 0 or Mode port A is -> whele Ch And asos asos and shit saccosive olp port ' as PIP port on tour. Middle Visional Stand 12">11"_1 not available for port B. -> Mode 2 option is. augrand 212 Per All when when I arainess t Mode O (Input) PORT A Mode 2, PORTB 15 1 31 - Invites excremental of 18 6 > INTR A PC3 121 15NIA FA PORT A. TREETENCEPIST PAO- PAZ . 12 15 1 1 3-13 > OBFA PCH to trans Yr's) PCG K ACKA 13 -Saver Schola 1. 11 STBA PCu -> IBFA PC5 RD 3> Ilo. PG2-PCO 1131155112 NR. PBy - PBo E PORT B ILP. · (magain AND STORES

Mode 2. PORTA Model, PORTB Model (output) 1 AR the A boat of ENR 1 -> INTRA. PC3 PAO-PAT > PORT A. -> OBFA PC+ K ACKA PC6 K- STBA PCH PC5 -> IBFA . ACKB . PC2 - OBFB PCI RD . -> INTRB PCO WR PBO - PBy >> PORT B Marte 2 -291,10013 · V MAL W - PLOS A MARKED St. Water converter :-Interfacincy of AID for strand on an above Y 4 7 1 4 Ic's used jor Ald Conversion. surply 2 , print to a, ADC 0808 0809 8 bit successive approximation converter. b, IC L7109, Make Intersile 12bits dual slope Ald converter. The general algorithm for ADC interacting contains following steps Analog enput. Mary 0 (Justice) of the Type Engene the stability 1, Ensure soc command to ADC. This is given by the Up. - start of conversion). At the end of conversion, 2) Issue (Soc - start of The ADC chap gaves EOC segnal, (EOC - End of conversion)

to the up.

s, The selection of ADC IC joy a pauticular application the Speed, resolution and cost factor depends upon

ARTA

Scanned by CamScanner

E

E

F

F

GF

5

9

6

6 P

6

¢

6

0


~

C

C

C

6




ADC- Draw clock elp of Suitable freq. is available for the recuired ALP. Schematic and worste pin configuration of ADCOBOS and timing diagram. Sol 1- The dig 1 and dig 2 respectively. shoun in of ADCORDE is below. shown The Interfacing diagram is S. TA. 1 cs -CIK +5V Vec 07-00 DA, -DAO Do-Da ADC 0808 Ilpz < Analog Ilp voltage. EOC 8055 PC: AI Aa -SOC AO pro A1-Gndk peset pBo B ICRD-PBI PB2 TOWR below. given PORTB U. The 8255 CINR is PORTB 0/D. 0 0 0 0 0 PORTC 98h . = 8 PAJp 9 Peuppen I/p Palagalam :-Mov AL, 98h ; COAH OUT CWR, AL 3 write control word 98h to CINR. Mor AL, 02h ECH OUT PORTB, AL ; Aralog IIP 2 of is selected. AD COSOS Mov AL, oon CONTRO SOSE CHICLE OUT PORTC, AL 0500 371441 harmont col Mow AL, OID ; 82455 OUT PORTC, AL 3 Fort P 1774 1 K. Yaman Mor AL, OOD Soc command H.F. OUT PORT CIAL

Scanned by CamScanner

C


~

the



Scanned by CamScanner

The above circuit generates treangular varieform using DAC 0800 and 8055 ppI. Op Amp is used to convert Analog Current to proportional analog voltage. port A is used as olp port. The MP writes digital data TIP. Port A which is transfedered to PAC 0800.



Scanned by CamScanner

SI J

9

			•	10 1		
Assume	CS! CODE			18.72		
	SEGMENT					
	MOV AL, 80H	; Instialise	port A	as ou	tput .	
e	DUT CINR, AL	; port		land in t	(*):42)	×1
AGAIN :	MOV AL, OOH) Stourt +1	oe namp	from or	/	
BACK :	OUT PORT A, AL	; Input	COH to	DAC	harr he fit	
	INC AL	; Incremen	st AL to	increase	Ramp C	xetpect
	CMp AL, OF2H	; Is uppe	n limit	reached?	916-	katidi Ter
5	JB BACK	; If not,	then incre	ement th	e rampi in	no eta
Po o e	JMP AGAIN	; else star	it again	from 00	H.	
CODE E	ENDS		1.5	0		`* *
ENT	D START		0 9		4	
31/1/2013		5	5 3	1	MA.	LA Q.N.
Steppen	motor Inter	acting :-		3		
	Stator winding	ť	d 18	e	a liki	
	Wa	Ŧ		000	wb	
/	SALA I	1	hu -le	eeu ceeu	wc .	
We	1 this	- Wd marine	wd 1	Theory and	Idais a	p=
alle i i		Lyshaft	al-ran (m)	hood a	0130230	(°)
and the state	Wb	48 CF - 5	Vcc	atr 10	action	9
hippo o	salare XI &	The own	Walwb / we / u	∾d. NGDD	a unita	5 6
A Province	wife a rator	M	10 1000	1231431343		
	PAO/ -		Pr. Active	9	Dancer	
	PA, Maz PA	117	elprie 1	21.2. off."		
		N. S. C. MAR				

.

Scanned by CamScanner

.7.

-

3

3

3

7

3

P

3

<u>IIIIIIIIIII</u>


		annaile safraa						
		Ma				Ser. S. A	an ever	1001
		leee)					Ara ch i n	
W	(Right	Q	- and wa				-mitol - 1	
	Rotor	beed	,			14 January		
		Wb	de vien de					
Encitation	<	ice ;-	TABLE I	1.00			non i	1.12
Motion								
			PA2 PA				15	
CWClockwise								
	ູລ	0	1 0		8			
	3	0	0 1	0				01
	4	0	0 0	1		1.3/11	101.939	
ACW	!	I	0 0	0				etter [1] 165
	2	0	0 0	1. 12			. 1979)	
	3	0	0 1	D				
.49A .	4	0	1 O	D		nla 1 a		
->	5	10000	0 0	0	1 -	2		
-> The St	epper	motor	is a c	levace	which	is use	d to	obtain
Cun accu	polate J	position	control	of	notatio	g sha	tts. It	employees
Polotec-lior	2 01	fts . +:-1) 50	Shaft	in e	steps .	rathen	than co	ntinuocu
motion	in co	onvent		40 0	and Q	- molt	ors. Th	e
coinding	ama	ngement	e of			is g	iven in	fig2.
Jan Selectron	The	step	angle =	360	· · · · · · · · · · · · · · · · · · ·	Par 1		
					notor A teeth			
				U				the state

→ To stolate the shaft of stepper modor, a sequence of pulses is to applied to the windings Wa, wb, we, wd. The boi of pulses required for one inevolution = No. of teeth.
→ The stater teeth and notor teeth lock each other to shelft fin the passition of the shaft.

→ The pulle applied to the more opprocessor port which makes the transestor to and one of the corneling point is grounded. the vice, is applied to the other end of the winding. The winding is energized and moves the notor one Step. → A simple scheme for notation is a wave scheme is shown

in table 1.

Nav, we will design and write a program for a phased stepper motor having zooteeth for 5 revolutions in elock wise and Antietockwise.



1127 14

The counter value = No. of revolution × No. of teeth

= 5×200

= 1000 d.

control woord

Soli

000000

control word = 80 h.

Assome CS: CODE12.

CODE12 SEGMENT.

START : MOV AL, BOD

Our ewp, AL; 8255 configured to make port A on output goort.

Mov cx, 1000d; The counter value is programmed for 5 revolution.

MOV AL, 886

AGAIN: OUT PORTA, AL

CALL DELAY

ROR AL, O'

Dec cx ; $[cx] \leftarrow [cx] \bullet 1$.

JNZ AGAIN 1; DO the process -lill five CW

notations are completed.

MOV AL, 88h

Mov cx, 1000d

AGAIN 2: OUY PORT A, AL

CALL DELAY

	Roi	AL,01					
6							
9	Dec	¢×					≜ a ®
5	JNZ	AGAINE					к о џ
9	Mov A	AH, Ach					
9	INT 2	۱b					
	CODE 12 6	ENDS					
9		START					
	1 8 8013						а ^а к
9	1, Design an	Interface	consesting	of 4×4	matrin Kei	yboard up	г і Ь
5		TUP		Q		Concerna-	1 N 5
9	8255.						e.
9							5
9							
5							
						2 1 3	
7							· · ·
3	÷		• • •	•	· . · . ·	5 m 2 ⁰	5 13
Þ	Ϋ́.		2 X			94 24-01 - 124	
¢						· · · ·	3.
é							85
)							4
•							
)							
ł				5 E		*	8 - A
,			•				


121013 Interjacing with advanced devices: Memory Interjacing to 8086, Interrupt structure of 8086. vector Interrupt lable, Interrupt Service routine, Introduction to DOS and BIOS Interrupts, Interfacing Interrupt controller 8259, DMA controller 8257 to 8086.


- → Dessign an interface between 8086 CPU and 2 chips of 16KX8 EPROM and 8 chips of 32KX8 RAM. Select the Starting address of EPROM suitably Doorth.
- last address map of 8086 is FFFFFh. The in the After reseting processor stauts from FFFFoh. Hence, this the address the range of Eprom. The address map must lie in for given below the problem is


									<u>a)</u>		
Addresp	An	A18	-117	A ₁₆	A,6	AIG	А _В	Aiz	Au-As	14-ALI	A3-20.
EPROM ending address FFFFh	1	T	1	1	1	1	1	1	1111	1111	1111
eprom starting oddness frocoh	11	ł	1	1.	1	0	0	0	0000	0000	0000
	$\left \cdot \right $										
RAM ENDIN	1 Grot	0	0	0			-	<u> </u>	11111	1111	
Address off	Fh	0	ల	0	0	0	0	0	0000	8000	0000
address 00000h	5.]				12		
		÷	scoon						RAM AN	ea.	•

S I	RAM :-
1	Two chips of BRKX8
-	=) 2,×39K×8
-	
	=> 64K×8
1 and 1	$\Rightarrow 2^6 \times 8^{10} \times 8$
0	=> & ¹⁶ bytes
P P	=> 16 Address bits are required to address the RAM
1 1	80, we use A0-A15 bils.
*	Eprom 2 chips of 16K×8
1	0 x 16 K X 8
S	
	30K×B
	$a^{5} \times 2^{10} \times 8$
	2 ¹⁶ bytes.
	=) 15 Address bits are required to address the EPROM
	So, we use to - Aiy bits.
	> The memory in 8086 is coganised by odd bank (Higher byte)
	and even bank (loopen byte). The signals to and BHE are
	used to select theme
	Size 1615 x8 Size, one chip is used for odd bank and another
4	chip is used for even bank. Similarly, RAM is also avrianged
-	AO BHE
-	AO BHE O O Would townster on Do-Dig. Both even and odd banks
3	are addressed.
-	potation 0 1 Byte transfer on Do-Dy and only even bank is add
1	Scanned by CamScanner


Hand ware desegn:-







odd Eprom.




C - CS2 Even Eprom.


C

Branals for tsg !-









Signal for the :-

Qven RAM

RAM.



BHIG

e

F

F

17

as Interface 2 4K×8 EPROM Suptable address RAM S 5 EPROM 3 3 Address EPROM Ending address fffiff 1 starting 1 address FE-0004 RAM 0 Enderg address 01 fffh Stanting address 0 00000h 9 3 \$

lines. 2×4K×8 86×8 2³×2'0 × 8 &¹³ bytes. RAM address the required to 13 Address bets are bits . So, we use AO - A12 2× 4K ×B 8³× 2¹⁰ × 8 213 Defter . EPROM. to address the aue veguined 13 address bets So, we use Ao - An bits Az-Ao A16 A15 A4 A13 A12 A11-A8 A - A4 Aig AIS AIY 1111 1111 1111) ١ 1 1 1 1 ١ 0000 0000 0000 0 1) t 1 1 1 1 1 1 1 1111 1111 1 0 0 00 0 0 0 0 0000 0000 0 0000 0 0 0 0 O

Scanned by CamScanner

8086 . Select

with


RAM

2 4Kx8


and


tland ware design


~





Segnals











Scanned by CamScanner

A3

> Leyboard
Design an Interface consisting of 4×4 matrix Keyboard
W9+1 8050.
Martin - Color Martin - 192 - Tangala
A. Assume CS: CODE
CODE SEGMENT.
PORTA EQUIDODODO ESTIMATE LING IN VON
PORT C EQU 0004 A MONT A Wold
CR EQUID 0006 motion has i valia u
START: MOV AL, 81H; Instialize port cr as filp and port cu as olp
Mov DX, CR; [Instialise 8255]
MUT DX, AL;
Mov AL, OOH in Land and made that dat,
Mov Dx, port c
DUT DX, AL; Make all Scan lines zero
BACK: IN AL, DX
AND AL, OFH Less set the manual a sold and
mp AL, OFH; check for Key release
JNZ BACK; if not, coast for Key release.
BACKI: IN AL, DX
AND AL, OFH
CMp AL, OFH ; check for key release .
3 JZ BACKI; If not, wait for key press.
ALL DELAY ; wast for key debournce
Mov BL, OOH: Tostinting the Country
Mov BL, 00H; Instialize Key Counter.

C Moy CL, 04H e 6 Mov BH, FEH; make one column low. V same an even the NEXT COL: MOV AL, BH C C · MAMAR 370' OUT DX, AL 6 Mov CH, 04H; Instialize now counter. C 10000 CRO 0 1909 MOY DX, PORT A IN AL, DX; Read meterin line Status. 2 7 A 311 1 ROC REY NEXT POW: RCR AL, 1; check for one now. in is that here di JNC display; If zero, go to display, Otherwise continue INC BL ; Inciencent, Key counter DEC CH; decrement now country JNZ NEXT ROW; check for next roco. The internet MOV AL, BH Mov By Posts RCL AL, 1; Select the next column. MOV BH, AL. PARK I MU RL. DX DECCER; decrement the next column's JNZ NEXT COR ; check for last column if not repeat. Smp Start ; Go to Start. to p. 100 540 RG-T PLACE IS ALLON key end p END START Hto, A OUD. chap Al, OFH ; check for hey release . is reached have not the part of the states of

Scanned by CamScanner

6

4 3 2013

Interrupt structure of 8086:

the michoprocessor, of devices recuest source g Whenever a no. the up has to handle such encuations. for Example, the acomputer Should be able to give response to deveces take keyboard, Sensors, other components when they request for service. bandle such situations. There are two approaches to 113 i's pooled approach @ Interrupt approach. LISTOFALLT approach, the up perpodecally Sean all In pooled for any service request and then provide service I/O devices system speed and hence inefficien -the accordingly . This reduces method; the I/O deveces send Signals on Interrupt -JIN the sequals and provides mp receives those INTR ON NMI pins. The

the Servece . have been appendent of the

In the case of 8085, there are spins. ... TRAP, INTR, RST 1.5, RST 6.5, RST 5.5 your enternal interrupts.

SSISP FLAG ss: sp-1 Internupt N. 95: SP-3 PAAIN : CS MAIN ! TP 85: Sp-5 MAIN : TP MAIN : CS FLAG dependent of the Isp: CS 0000 : 4N-3 ISR: CS Sincle 生計 Lokborth TE ISR: IP 1 1 13 M correction. ISR : TP 0000:4N Missershot Ist) quest parters 11-1+ Salut toolo TCR

> wheneves a up is interveripted it stops the main program execution. Main program flag, cs. Ip are pushed to the Stack . > The Cs and Ip are loaded a with Interrupt Service matine 6 RET address as shown above. When returned instruction is encountered in ISR, cs and Ip are loaded with main pro data by pop operation. So, the main program is resumed appropriately. S 61218013 1024 Telanster of control During ISR:-6.7 ASSUME CS: CODE . 617 611 CODE 8: SEGMENY. 6 START : MOV AL, BOH Jay Inhan 07 MTE COM 11 Intersupt INT OG Occurred. has 114 > MOV BH, 90H TRADY SWIR . EAT 1.6, DAT CODE 8 ENDS END START ISROA PROC and at 2.2 ISRO9 ENPP CT FORGAST 23 - DOWN Intervenupt Bequence. is grien The beloco. 8086 pushes the Ste florg regreter on the glag. It de desables the Single step and INTR 91P ... by making trap and Internupt flags -10 zero

strict retain Approximation with \$ It says a , wat pot Sty It saves the main pologolam, values by pushing them into Indirect four jump to the ISR (Interviept Service Routine) the stack. \rightarrow It does an new values of cs and Ip of ISR by loading -> for en if Interrupt type is 4, the memory address is 4×4 = 16,0 = 10h. -> In 8086, we work recid the new values of Ip from 00010h and therefore as from 00012.h. once these values are loaded in 3 CS and Ip registers, 8086 will jetch instructions for the new address to enecute ISR. and any straight as so and 3 -> killen IRET | ENDP "instruction is encountered, the main program the stack and the main program is Juon Values are popped as other would sutting resumed. There are 3 ways by which 8086 can be Interrupted. · External segnal :- Here, the silp devece grees segnal to 8086 INTR, the IF On NMI / INTR pring. To necesive the Stynal of) frag in frag register should be enabled ie, (If=1) **-----------------**· Speceal Instructions in a program ;- These are called Software Interrupts such as INT & where n= 0 to 255. 1) 1) · condition produced by the Instruction: - Such as divide by 0, Broglie Step Interrupt, Break point Interrupt and overflow -7 3 internet . 2

6 $= F(r_{H,N}) = -\frac{r_{h}^{2}}{2} + \frac{2r_{H}^{2} 2r_{h}^{2}}{4}$ 8086 Interrupt Nector Lable :-6 1351 rst of 25574 6 1724 11-003FFh TYPE 256. 0 003FCh 102 11 ê planatory and C 1 Jamit 1 1. 1. 1. POINTER TYPE 32 6 TYPE 31 RESERVED 00080h pointers Reserved Interrupt 6 55 M (22) COST SOST 3/11 In most T F 0 TYPE OVERFLOW 2 9 10 00010h 1. 01 TYPE 3 BREAK POINT Obcoch 6 U. mair NMI TYPE Q 0008h 6 SINGLE STEP TYPEI F 257 00004h analanacil-TYPE O POINTER DIVIDE e GREOR 00000h types have explicit definitions such as E In 8086, the dirst 5 type ie, type 0 27 interrupt by 0, overflow etc. The next davide. 0 uppen 224 interrupt 15 to 31 are reserved for future use . The 0 the Usen e are available for types from 255 type to 32 0 atomatic to P. Software Interrupts. hand and 0 To 1 13 Gires Til 73 3278 12 Ol-6 0 ant. A YLAN Train 0 INTR Should 0 bull on 0 INTA 13 -10 219 S 6 NTM 20 HOUSE subrides. at provention N. ILLING ~ d absysta Junder floated - 11 100 - AD15 1001 INT Type Address ma herva 0 (10mb)-et Bridge Hooself , Break point. Clert. 111 10 10 14 2 Acknowledge Machine cycle Internupt 2 They Burger e


requires the service of the up it sends. When rip INTR time to up in response to this the WEVES a Stephal INTA low (Interrupt Acknowledge) pulses ous shown ap bus is tristated, in the Second gives Mp R forst INIT A the Dwing orpone . device puts INTA type. The INTI type values of ISR. pelle, INTA PIP the by up to get new information is used

The portures of 8059:-

This is equevalent to provedency 8-neurupt pins on the

INTR pin. of sengle instead Processor additional locate vector table for the posseble -to is Tt memory maip. in the where Potercupts any cascading 8059's and by operating in Mester-slave By Enterrupts possible to get 64 priority. is A mode


Shown below.



13/12

> 8259 pic bas Portenal mask register by which the individual times IRO - IRG can be enabled or discubled 8259 pic can be programmed to accept either level tragger or edge tragger inputs.

> Nith the help of 8259, we can get information of pending interrupte, inservice Interrupte, masked Interrupte.



2.27 half the aut and -1 54448 112 est-3 adapted a starte of seaport devices. St a start apprendent S presente la prese aux constan and identified Contraction of 3 5 PERSONAL PARTY OF MONTH / MARCHING / MARCHING 3 125-153 3 mandana ral hast The strate no malescupt service Rechestern 3 . periodic that and have partial burnered. 0 ANT RELADE 3 Hilline Liter [TEAD interrupt Deserver :- "at gets, date 3 8 18 18013 8259 prc of salves light industries of desires bars (a) Data bus Buyler 3 and instanting acti 3 b Read vorte loge hand and and and BICAGO CASE , COBS 3 , C) control loge paveles only Part. 10 huo philospe 273 d, IRR, ISR, IMR the marking same 93 ·P 2171 e provety Interviert Resolver. SUL (connected 33 buffer confeguration J. E Cascade 01 Conneted. 19 SP/EN MASTER + Vcc SLAVE much good have and of anti-publikkel. GND The cpu sends command word to piceson Doda bus buffer !-A DAL (& bit data) Status the interrupt type and obtains fits using the data bus transfer. transferved to up by pic is Action Internetical runchars code approxition This CROTY of data flow logfic :- This controls the Read I write direction planes parameter dob on data aus buffer 413 7141 control loga: - This gaves the . 410 after selection of any Segnal INT der Stray dEL CAL "Ip line (IRo to by IROJ) pareosety Interrupt Resolver. asto 1410 necesves INTA pulse doors Also R ette tist cpu . 1833 112 1211 3.6 b

IRR, ISR, IMR :- The IRR to store all the is used Protentingt status of 8 mput devices. It is 8 bil nogester. The Porterulet Mask regester IMR enables or desables a particular TP device BALI is used for desabling / Masking and Bit O is used for enabling. The Interviept Service Register Storas all the interrupts that ane being processed. Paro and Interrupt Resolver :- It gets data from IRR, ISR, IMR and Selects a politicular apput device for Interrupt processing The moster Jos Communication with slave. 21995 -this PLOCK NOT TAL GCASO, CAS, , CAS2 ave the bits . TO Slave Identification bits. 10 Rentidy any one the master of the 8slaves by 9, SP/EN :-Jos the master stayle pic 8269, the pin sp/EN is connected to vcc for the Barne pic, this pin is Connected to The shad shows ground . HEANI SUCH HULLE Intrioduction to Dos and BIOS Interrupts:-1 M . server of the server of dunction cate and the state Mov AH, 4ch (stob) did INT 2th & This is Dos Interrupt. 13795 3 data hui bango age busin and the age of premations. mari Dos Interrupts:-29 Interrupts function code operation. direction of (star Ser 1: reminate the programme with appearance of 4ch INT 21h command prompt on the scheen Becherge mer offer selections will Read a character from standard input devece . osh JNJT QID character to standard off device workle a revelven top scender!" Present in the second second 216 1.act file (rear of all) will all 3Dh MUT 200 open · up mont tile file anter 12 3000 1NT 21b close a file 3Eh Ca2] 34

1368 0110 delete a file. INT DID 416 3 valeo mode. BIOS Interrupts :-Set INT ION ooh 3 V 22-1 cusor shape. 8et 3 OID INTION cursor position. in word CONTRACT OF Set oan INT IOD Read curisor position. S Read light pend position. OZh INT IOD 2 040 the operating system was located in INIT 100 B 5 referred to as of pc, pourt ID IBM a which is 0 location (EPROM) memony at the top 1 Permanent q located flp olp system). This is Ĵ the address manage FEODON to FFFFFD BLOS (Basic 0~ 4 provede direct and memory in 0 8086 based processor. The BIDS programs the system - The 9 bow level rotexactions with various devaces Fn -4 Jon programs bas BIOS Ð test . self 9 on a, pocoer 3 the day. of Time cb, 9 Scheep Perent communication, C 23 for asynchronous Support program 4 20 d, desplay. and parenter Ŷ key board, Hounddeck, The Serveces provide B stored in is DOS The 4 prompt on the Exclude appearance of command 3 DOS by swrtch ON, file management (Create, Read, conte, 2 after BCHeen 14 management, directory management deles), memory 3 delete 9 progetams . and cefility


1 2 2013	DMA	8257	-to	8086
10	OMA	8594	-10	808

Software controlled Data transfer. Mov Cx, count Mov Dx, port addr BACK: Mov AL, [SI] CUT Dx, AL INC Dx INC SI LOOP BACK; RET

In above program, from memory data is transferred the location are location to Ilo device. Fingt the memory contents of エ10 the Al negister and then -to brought inside up ie to device pointed by Dx.

transferred or of bytes be -to The no, CX above Scheme is nontialised in new slow negister. and The of grow data. for large volumes Scretable only small no for memory to disk, from DY desk to mensory from of data method ere. use DMA

Haudwave controlled Data transfer :-



Scanned by CamScanner

FT

T

transfer ;-Handwoode Controlled Data

-

3

3

3

R

P

3

P


-

-

3

3

9




DMA controller has two types of operations is slave it master mode 3 The control of system bus and 4 cpu is in In slave mode, the 2 stave mode is used to A. This 3 positions in oure all Switch the status of DMA 3 read controller and -to configure DMA the 9 DMA operation, the DMA q Actual progress 9. Dwring controller. mode master Controller 18 in

the perspherical devece is ready for when OMA controller. Then, the DREQ Signal to Sends 92 DMA, Mp. The When HOLD Request HRQ Stoppal -to sends controller DMA positions are changed to segnal, the switch gives HILDA up the completely solated from system bus. The control B and up is. copy the data from disk to Signals IOR, MEMW ave used to MEMR, are used to transfer the Signals Jow, and the memory

data the HRQ from memory end of DMA , -to disk At the Signal is deactivated and the switch controller Þy the DMA positions oure changed from B -10 A

Pen configuration 8257 01 -

TOR 40 1 Ay 39 2 TOW 38 MEMR 3 37 MEMW 4 36 TC MARK 5 35 A3 6 READY Aa 7 34 +ILDA A 33 8 ADSTB Ao 9 32 Aen' Vcc 31 10 HRQ Do 30 CS 11 29 D, CIK 12 D2 28 13 Reset Dg 27 14 DACK2 26 Du 15 DACE 25 DACKO 16 PRQ3 DALKI 24 13 DRQ2. DS 18 23 DRA 19 De 22 PROD Da 21 GND 20



has inhibit logic to deselect any one of the 4 channel ÷ DTL compatible and works with +5V. is 7 This

18 2 2013

Communecation Interface : Several communecation standards. 6 Serral data transfer schemes 8251 USART architecture and Interfacting Rs 232, IEEE - 488, prototyping and 6 6 Trouble shooting. -

These are stypes of communications. Es Sampler : This is unadarectional.

Gri: computer to prester , for radeo receiver.

(is they duplen :- there, the communication is both derection but simultaneous transmission and reception is not possible.

& En:-, Walkie Parkie is full Dupler :- +101e the communecction is bederectional

Semultaneous. as well as En: cell phone

50

e

G

C

C

E

-

1

6

5


0


8


2

0

Z







Scanned by CamScanner

There are 8 data lines in 8851 and these are bidirectional. Data transmitted or received by the cpo on these lines. is 1 1 0 8086 writes to the command Register cs 0- 1- using data bus (Do-Dz) 0 1 8086 reads the status of USART status 01 0 0 8086 constes the byte data for transmission 8086 reads the byte data after reception 0 0 1 and Assembly by USART. Deng 0 0 0 y another iters all ... USART is not selected for any operation. Ð -0 Ø -\$ × × X 1 that alot description of 8051 USART. functional -> There are 8 parallel lines Dy - Do which are connected-Breez a system data bus, so that control or status words can be transferred between cpu and USART. Sual Sybor is connected to address decoder + The chap select of USART 1 Kept part -> 8251 has 2 addresses as per c15 & clo Signal, when clo=1 control bas, address, when closo, et is a Ready) ges main is a 2£ YOR IT SIF an Induction addresses and . Prome as retition data Buggian warren CID RO MR CS. 3 kan 8086 writes to the command O 0 1 1 (reads) the status of 8086 0 1 0 USART Keads Scanned by CamScanner

WR 8086 writes the byte date RD CID ē5 0 8086 up reads the byte data. 1 0 0 0 1 11 . ly mouth 0 0 chip is not selected. 0 0 and and a late of 0 CLOCK PIP of 8251 is connected to a system clock for The → Modem: When 8251 is Switched 'ON' 9t Sends of DTR (Data Synchronisation. terminal ready) signal to Tx modern the Tx modern sends DSR (Data set ready) Signal back to served transmission, it sends meady tor Liber 5851 is Tx modem. The tex RTS (Request to Send) Segmai to transmet barsmetting modern gives green signal jon transmission by activating CTS (clean to Send) Segnal. buffer -> The sharpt regreters in transmit and receive blocks requere clocks for several data in and several this purpose. data - aut. for \$ TXC and RXC clocks are used both one shorted and connected to a common useally Source. 8251 is double buffered. The transmitter section has holding buffer, Bheft regreters je, & buffers. character is loaded to holding buffer, another character can be moved actual transmit shift negister. Tx ROY (transmitter Ready) goes high, go the out marity The buffer is empty this is an Indication -lo the dicput that next hyte a can be metwin to the buildence all buffer. 2008 1 holding

of cpu. The connected to INTR TXRDY is The RXROY (Receive Ready) ? goes high, when a character 2 assembled in the necesiver buffer which can be 3 has been nead by the cpu implication 3 readely TXEMPTY pin goes high (active) when both buffers in 3 -> The 3 transmitter Section become empty. -> SYNK-Detector / Break detector :- When USART is operating in 3 low (or 2 character times, this pan goes Synchronous as endecation for of break in communication. mode if RXD is for Synchronous communecation, when 8851 finds hegh, This is 3 a Specified sync character in the encoming string of data. 3 9 Then, - Libis pen goes regn. 9 retounde sourt de trade daard 🛫 9 32/1/2013 = ST Internal Reter FORMAT. 8851 OSARI MODE WORD Register - ETS 9 BI Bo B3 82 **B**4 **B**5 ENMAN RACH 2 N. **B6** Ba B2 B1 EP PEN LI 12 SI S2 BER: Send Break Chard 3 Ly party Erable 1= Even parety 0 La 4 addona avaaras = 2 x4 0 = odd parity Sa S 5 bets per character -00 Ente Terminal - Ready. SITC Invaled 0 0 6 bits per character 4 C. skiping 1 Stop bit Ren = Transmit 9 0 y bots por character 0 1 8 brts por character 1 4 1/2 Stop bet 0 1 3 1 2 stop bits -210 9 1 TXE ROL ROY LEY AL FE | 00 | PE · plandy . insmetter. 3 150 1001 -Kecethia pearing 3 · tas curica 3 - Transmit Stop bits character 3 Party Start 6.4

Bynchnonous Mode & Transmission / Reception at BI B2 0 2551 0 Contraction of Contract YXC, RXC Q Asynchronous TXC /1 0 Txc/16 Asynchonous 20 0 Asynchronous. Txc /64 Register formait :-Command wood 6 SB RXE DIR THEN Enable 0 Trans RTS ER EH TR RK 0000 0001 07 1 Ch 0 0 EH = Enter Hunt Mode . RE Enable for sync character. Search = Erable 0010 0000 Co. 2h Reset. 0 IR = Internal -Mathempison 0901 Send Request to RTS = 0 56 ER = Error Reset 6 CP PEN 12 6 SBRK = Break character. Send alguage historial 47 0 RX E = Recepte Final Umas =1 6-1 Enable C= edd Jamping 20 Epits fear characters 2 6 Ready . DTR = Termanal Data Invested e bala per character 0 Enable. TXEN = i step lot Transmet 8 of both per character 3 0 8 1 1/2 Stop 1st Register Format :-Startus word 8 8 and gates RX YX TXE SYN FE OE RDY RDY PE DSR DET Ready . -Transmetter ata set. -Receive Ready eady SYDC DET - Transmitter Empty. frame evulor ovior Parity Rowig Repairing 2 Over Run ervior. Jarest 3 Wiet.

C

6

C

2.2

Nrete an ALP in 8086 for transmitting 50 characters which are Memory location 02010h using 8251. The design 7 Stored in the > Implemented with following conditions. CA STATES mary be as parety Enable to 1/2 stop bits (C, 8 bit character length P (d) clock frequency 160 KHz e, balld rate 10 KHz. transmitter clock 1 1 Mey (13 8th : To bearsoil Schouder forear . 1 8251 A 1 11 : da Receiver 1489 TXD 8086 Do-D7. 5 3 AD0- AD7 ini Iked RXD 0 cs Doly ISP durit NON A. -Rit 12 RXC 160KH3 Da SIC 3 clō TXC COST FO AI TOR broth : doi , IAMI : TIAN TOW RESET dio : A ant Reset aut CIK GND My & HIDDAY ranser CIB Out TT margar 150 Jorns I TRI I A VON Lin 0 Freinsmitter is scaled ie, 16012Hz = 16. 0. IOKH & 1/2 Stophit Everypointly Scharacter 13 DUT 1.12 N -10 12 -11 1110 signal inter 江 BEH 13 DIAL mode word C = 14 80, COLUDION --Der GA, A' Accement 212 Jours Az AG 195 Au Az Tis Joseph I Tiget sujiransmitter bit 1 1 X. Of sujiransmitter bit Enable c nD v !! w E de TIM for command 11 +0 the address FED . is advis é ideo 1100 for data address FCD is.

Scanned by CamScanner

0 02000 C ABSUME CS: CODES. 0010 0 201 0 h CODE 5 SEGMENT 16/00 ind they Mov Ax, droch START : T oot 02000 Mov DS, I'd Ax a data quest of I and 0 Mov sz, are 0010h Gen Mov CL, 32h; To transmit 50 character 5010 = 32h 6 6 MON AL, BED; Mode word data BEH to AL A730 1 0 OUT FEB, AL ; Mode word to USART. New Party 6 Mov AL, 11h ; load command with error Reset. 607 5 in D4 and Tx Enable in Do. ·bxa . E Out feb, AL; To transmit mode with Grow reset. AHXDAL. 0 WAIT; INAL, feb; Read the status. T AND AL, OID ; check of the transmitter is Ready. 6 JZ WAIT; if transmitter is not ready, jo to 6 6 WAIT. MOVALS[SI]; if ready load the character from 6 6 a ball memory to AL. EHM JAI 6 SHIDI OUT Fch, AL; Data transmitted. INC 57; point to next byte. So made word Dec. CL. A: Decrement counter Q.A. AS 11/2 JNZ WAIT ; Repeat them for 50 characters. 3 INT 3h ; CODE 5 ENDS ?! Rembbo ad1- 11 dist hamicasi 16 100 END START SAMADO 21 14 19

> Write an ALP to receive 100 bytes of clota stream and the memory location 3000 : 4000h using 8251 USART Storing at given below. The Josimat of data is is Even pourty enable is 1 stop hit is 8 bit character is iv, frequency 160KHz N, Baud note 160KHz. 30000 36 26 2 2013 Transmitter is sciled 160 KHz / 160 KHz = 1 8bit, ' Stop bit porty character Modeword = 70h 16 100 Ao . A A6 A5 A4 A3 42 6-4. Ay 0 1 0 0 0 0 -4 > Receiver encible Groor Reset 3000:4000 -4 ASSUME CS ; CODE 6. 30000 4000 CODE 6 BEGMENT 34000 Mov Ax, 3000h. START : MOV DS, AX, ; the base address is loaded into physical address Segment register -9 Mov SI, 4000h; The offset address is loaded into SI. So, we are positing to physical oudress 34000 h. Mov cl, 64h ; ro transmit 100 bytes. (100,0 = 64h.) -Mov AL, JOh ; Mode word data JDh to AL. 3 bler feh OUT Figs, AL 's Mode word to Mov AL, 14h ; road command with error Reset is and to enable the necesiver. Scanned by CamScanner

out feb , AL; USART is Instialized with Command window. word -READY : IN AL, FED Read the status. 6 3 WAIT check if received is ready. AND AL, ORH ; F i WAIT till the received is ready. JZ REDOCT F The necessed character is thangound to AL. F in Al, fch 5 Mov [SI], AL ; The neceived character is transferred to -P memory. INC ST PEC CL loop for 100 bytes. WAT JNZ Repeat the READY ; Mov AH, 4ch ; INT AND ; CODE 6 ENDS END START .

All Notifies an Institutezation Jequence to operate 8251 in With band Allynchronous made with 8 bet character, lige modernate nate 64, 25top bits and odd powrity enable. The 8251 is finterjaced with 8086 at address 0826.

A,

0 1 Baudrale Jactor 64. & stop bits 8'bit character odd partly party the second second Enable t dent elte 'DF h ¢ Mode word ž 1014

Scanned by CamScanner

4 S 100

A set

3 6 1 4

Mov AL, Drh OUT 82h , AL Mov AL, 40h / Do Enternal Relet for USART. out 82h, AL ALT I I I worsto instanction sequence to initialize 8251 in synchronous mode with even / pour Single character and 8 bit Size. -A, Assume XXXX as 0000. 1 1 00 $\mathbf{x} \times \mathbf{x} \times$ 8 bit Sync Mone So mode word is och Mon AL, och 11 Do Internal Reset for USART. OUT BRH, AL Mov AL, 40h OUT 82h, AL *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 the splitter with go get $c_{1} = c_{1}^{2} + c_{2}^{2} + c_{3}^{2} + c_{4}^{2} + c_{5}^{2} + c_{5}^{2$ 14 M 24 M 29 M the state provides the second second of the second and the second s $(z_{i},z_{i}) \in \{1,\ldots,n\} = \{0,\ldots,n\}$ the time to be again the same Milling in they got in a said M in the second of radius the second

-

-

-

-

1

-

3

28/2/2013 RS 232

121 2

RS 232 C logic 1 = 3v +0 -12v underload - 25v No loced logic 0 + 3v +0 +12v underload

> Logre 1 -3v to +12v underload -25v No load. Logre 0 +3v to +12v underload +85v No load.

RS 838C provides better Norse roomwingty compared to r TTL. Voltages such as ±12V are propresently used in when which case logic 1 is -12V and logic 0 is +12V MC 1488 is a fleep quad . TTL RS832 converter eubose confrqueration is given below.

Scanned by CamScanner

0

F

5

6

-

65

E

(D)

0

ET I

0

0

0

5

0

0

0

0

0


8

0

Ç


6






Jor RS 232 to TTL Conversion consists of Integrator circuit

The standard Interjace jor TTL to \$\$232 Conversion Constate of Ic's MC1488 as Shown above. This requires +12N, -12N power supply capacitor of 320pf is used to reduce the Cross-talk between ordgacent wires.



as in the second

- AL Es conversion and this De MC 1489 used R6 838 -10 dor 771 E Single nequines only 5v · 254 136 25 pin connector used for RS23&C connection. 9 pin connector used for RS 232c connection. . Bing 6 6 25pin Diype 9 pin Diype. Segnal demetion in Signal protective comb. Connector connector Foransmetter ACIM SM protective comb 3 2 out. TXD 2 ·IN 3 RXD OUT 4 RIS 8 IN ABOUT OF 5 CIS IN DSR 6 6 GND 5 8 Din Marshad CD (carrier defect) 12,13,14,15,16 Secondary channeling vor 17,18,19 Signails Mr. Larth wit-DTR FRID SM 4 20 OUT. Ring Indicator 9 22 M 283 1:1 -01 11 1 (.)



Scanned by CamScanner

The testing is faster and Accurate in ATE. Though the manual testing is slow and inacumale the cercust concepts are better understood by this process. so is better to do manual testing during development of t phase when psioduction Notwine is height, we swrtch over to Automatic testing

There cure 3 types of deveces on GPIB (General purpose Isterface Bus) (1) Talkers: They put the data on the bus.

Er. DMM, Signal generator etc., (3) 196teners :- They take the data from the bus for desplay

En: - Parateus, CRT

(3, Controllers; - This decides who talks and who listens and also the specific test methodology.

GPIB Listeney and for factor

GPIB/ Listener and for Talker

and divers havenues and calls havenues instruct inter repurption such an one print farming and Comparator gray counters, power materies along description test i this was adopted by See hallos i to seisi in lassan Action text of prostal. Margare 2

Scanned by CamScanner

0

6


6

00

0

0

6



The three handshake signals data valid (DAV), 11 Not Ready for Data (NRFD), Not Data Accepted (NDAC) to coordenate the transfor of data on the ave used data his · • -STATISTICS STATIST nen sen sen frederik en formeterek en beneralisis all all and a second Hall bene production and a (Land) when a short of the interval to prove the proved of the and and and a start of the second of the sec 11--- CamScanner

21/1/2013

1

17

10

-

-

3

9

-

1

9

3

3

UNIG-3

I O Interface: - 8255 ppi, valious modes of operation and Interfacing to 8086, Interfacing Keyboard, desplay, Steppen motor interfacing, DIA and AD converter.

> Post is a place where data is loaded or unloaded by mecioprocessor. The post can be In-port or out-port. -) The up takes the data from Elp devece using in-port. for enample, keyboard is the 91p devece to the computer is protesyaced using In-port. whech The up worstes to the olp devece using out-port. for example, CRT is the OIP devece which is connected 1 to house at to the computer.

-> The In-Ports should not draw more current. So Trastate buffers are used when not in use. The out-ports should be able to drive more number of devices so they Should Source more curren


-> out-posits are latched so that the data is available for longer time.

> posits are classified as is Nonprogrammable and Et programmable.

= Eq: Intel 8212 1746 245 is an example of In-port, which Droadannahta.

ppI (programmable 8255

Periphenal Interpace):-



		Petro Manager At-P
047	. 40	pA4
раз	1 20	PA5
PA2	2 1 30	PAG
PAI	2	pA =
P40	4 36	WR
RD	5 35	Reset
ćs	6 34	Do
GIND	7	PI I I I I I I I I I I I I I I I I I I
At	8 32	D2
A0	q 31	D3
pc #	10 30	04
JC 6	11 29	DS
pes		D6
pc4	13	D4
3 A A	14 209	
pco	25	Vcc
Ec.	25	, but
PC2	24	PBC
pc3	14	PBS
PBO	10 1 22	PB4
1894 - PB1	19 1 102	
PBL	20 21	P63
	-3, -1 (a+)	i lon i long
1 Mar + 0 - 4 - 1 -	wied by the	micho processor by
The easts is config	ywied by the	1 24 34
		WR.
programming command		0.0
CWR (command won	rd Register):-	5.00 1 0
101/2-17		Bo
By BC BS		
	that the all	
	Street Press	
+		
The second se		

The 8255 can be made to operate in BSR (Bit Bet Reset Mode) (or) Ilo mode (Input output port Mode),

Scanned by CamScanner

3811 18013

8255

3

8

3

3

3

3

3

B

P

3

3

S

3

3

al al

B

- B

9

-9

-

3

-

-

9

Carl Carl

Ð

Э

9

)

917 - 10 10 12 5

 $[2S_{ij}]_{ij} = (A_{ij}^{ij} A_{ij}^{ij} A_{ij}^{ij$


pin configuration :-

March (Mar)

 $\exp\{i \theta_{i} - \exp\{i \theta_{i} - 2\theta_{i}\}$

Mode . BSR F is operation in 34 3020 is then 88.55 TIO Mode. opperation is in then cs. J Ba one 8055

BSR Mode :-



mode 1 0 t

C

0

PAR

design 1

CU

t × mode2

Janala

profess porta

mart.

spide.

1318

mode o

PORT A configuration. 0 = old bout

PORTC

upper PC4 - PC4 confeguration

1 = ilp port


1707

Ozolp

1= 1/p.

0


In mode o, the posts is, port A, port B, port C work as Semple Ib ports 'In Model, port A and port B can programme as Ilo posts with handshake. The handshake signals are proveded by post c. In Mode 2, which is applicable only for port A. The port A acts as & bidirectional. > Interface an 8055 with 8086 to work as an I/O port, Ensticulize port A cus ofp port port B as flp port. Port C cus ofp port port A address should be of40h. Monte a program to sense suriton positions swo- 500-Connected to post B. sensor pattern should be displayed on port 4 to which 8 IERS rule connected whele port c lower dégraye no of on subsches out of the total 8 subsches As no the Design in Mode Oil A, The control word is formed as given below. 300 10 BH B2 BJ BO B4 B3 B6 B6 0 0 D 0 0 0 2068 25 2h. 10 The control word for above problem is 82h 23/112013 Ally All All All All All Ag Ag At AG AS AL AS AL AS AL AD HP ANT 8255 PORTS 16,75 1412 0 0 0 101 0 0 0 0 1,181.11 0 PORT A 0 =) 0740h arman 2 rand Scanned by CamScanner




ov Dx, 0446h ; address of CWR 0746h is loaded to Dx. Mov Dx, 0446h Mov AL, Sah ; OUT DX, AL ; Bab is written into CWR? SUB DX, 04h 350, DX contents become 0746-4 = 0742h which is port B address. · C . S . S . IN ALODX 'S Read PORT B for Switch position. - 1 short -1-bold SUB Dx, Oah; Dx now points to portA. OUT Dx, AL; Display LED'S as per switch position TIM MAN ADAM Moy BL, och Mov CH, OSh YY: ROL AL, OI 3TMI JNC XX. INC BL XX: DEC CH ALL A ISTON => JNZ YY 00 MOV AL, BL. 0-254 ADD DX,04. OUT DX , AL -11 Israhl compare parts Port A, PORT B as +ILT. 01101 1 'gia a hog

28/1/2013

Control woord you both posit A, posit B au inputs in model. in the second of the



PORT A, PORT B as output ports .



Scanned by CamScanner


Fr by B

The

IA LVG

MANANA MANANA

6-6-



Mode 2 :-EDGINPS option is available only for port A. ->This port in Mode 2. PORT A junctions as Bidimectional in mode 2, post B can be in Mode 0 or Mode port A is -> whele Ch And asos asos and shit saccosive olp port ' as PIP port on tour. Middle Visional Stand 12">11"_1 not available for port B. -> Mode 2 option is. augrand 212 Per All when when I arainess t Mode O (Input) PORT A Mode 2, PORTB 15 1 31 - Invites excremental of 18 6 > INTR A PC3 121 15NIA FA PORT A. TREETENCEPIST PAO- PAZ . 12 45 1 1 3-13 > OBFA PCH to trans Yr's) PCG K ACKA 13 -Sarah Courts 1. 11 STBA PCu -> IBFA PC5 RD 3> Ilo. PG2-PCO 1131155112 NR. PBy - PBo E PORT B ILP. · (magain AND STORES

Mode 2. PORTA Model, PORTB Model (output) 1 AR the A boat of ENR 1 -> INTRA. PC3 PAO-PAT > PORT A. > OBFA PC7 K ACKA PC6 K- STBA PCH PC5 -> IBFA . ACKB . PC2 - OBFB PCI RD . -> INTRB PCO WR PBO - PBy >> PORT B Marte 2 -291,10013 · V MAL W - PLOS A MARKED St. Water converter :-Interfacincy of AID for strand on an above Y 4 7 1 4 Ic's used jor Ald Conversion. surply 2 , print to a, ADC 0808 0809 8 bit successive approximation converter. b, IC L7109, Make Intersile 12bits dual slope Ald converter. The general algorithm for ADC interacting contains following steps Analog enput. Mary 0 (Justice) of the Type Engene the stability 1, Ensure soc command to ADC. This is given by the Up. - start of conversion). At the end of conversion, 2) Issue (Soc - start of The ADC chap gaves EOC segnal, (EOC - End of conversion)

to the up.

s, The selection of ADC IC joy a pauticular application the Speed, resolution and cost factor depends upon

ARTA

Scanned by CamScanner

E

E

F

F

F

G

9

6

6 P

6

¢

6

0


~

C

C

C

6




ADC- Draw clock elp of Suitable freq. is available for the recuired ALP. Schematic and worste pin configuration of ADCOBOS and timing diagram. Sol 1- The dig 1 and dig 2 respectively. shoun in of ADCORDE is below. shown The Interfacing diagram is S. TA. 1 cs -CIK +5V Vec 07-00 DA, -DAO Do-Da ADC 0808 Ilpz < Analog Ilp voltage. EOC 8055 PC: AI Aa -SOC AO pro A1-Gndk peset pBo B ICRD-PBI PB2 TOWR below. given PORTB U. The 8255 CINR is PORTB 0/D. 0 0 0 0 0 PORTC 98h . = 8 PAJp 9 Peuppen I/p Palagalam :-Mov AL, 98h ; COAH OUT CWR, AL 3 write control word 98h to CINR. Mor AL, 02h ECH OUT PORTB, AL ; Aralog IIP 2 of is selected. AD COSOS Mov AL, oon CONTRO SOSE CHICLE OUT PORTC, AL 0500 371441 harmont col Mow AL, OID ; 82455 OUT PORTC, AL 3 Fort P 2174 1 K. Yaman Mor AL, OOD Soc command H.F. OUT PORT CIAL

Scanned by CamScanner

C


~

the



Scanned by CamScanner

The above circuit generates treangular varieform using DAC 0800 and 8055 ppI. Op Amp is used to convert Analog Current to proportional analog voltage. port A is used as olp port. The MP writes digital data TIP. Port A which is transfedered to PAC 0800.



Scanned by CamScanner

SI J

9

			•	10 1		
Assume	CS! CODE			18.72		
	SEGMENT					
	MOV AL, 80H	; Instialise	port A	as ou	tput .	
e	DUT CINR, AL	; port		land in t	(*):42)	×1
AGAIN :	MOV AL, OOH) Stourt +1	oe namp	from or	/	
BACK :	OUT PORT A, AL	; Input	con to	DAC .	harr he fit	
	INC AL	; Incremen	st AL to	increase	Ramp C	xetpect
	CMp AL, OF2H	; Is uppe	n limit	reached?	916-	katidi Ter
5	JB BACK	; If not,	then incre	ement th	e rampi in	no eta
Po o e	JMP AGAIN	; else star	it again	from 00	H.	
CODE E	ENDS		1.5	0		`* *
ENT	D START		0 9		4	
31/1/2013		5	5 3	1	MA.	LA Q.N.
Steppen	motor Inter	acting :-		3		
	Stator winding	ť	d 18	e	a liki	
	Wa	7		000	wb	
/	SALA I	1	hu -le	eeu ceeu	wc .	
We	1 this	- Wd marine	wd 1	Theory and	Idais a	p=
alle i i		Lyshaft	al-ran (m)	hood a	0130230	(²)
and the state	Wb	48 CF - 5	Vcc	atr 10	action	9
hippo o	salare XI &	The own	Walwb / we / u	∾d. NGDD	a unita	5 6
A Province	wife a rator	M	10 1000	1231431343		
	PAO/ -		Pr. Active	P	Dancer	
	PA, Maz PA	117	r jangle	21.2. off."		
		N. S. MAR				

.

Scanned by CamScanner

.7.

-

3

3

3

7

3

P

3

<u>IIIIIIIIIIII</u>


		neniki vistika.				and the second se		
		Ma				Ser. S. A	an ever	1001
		leee)					Ara ch i n	
W	(Right	Q	- and wa				-mitol - 1	
	Rotor	beed	,			14 January		
		Wb	de vien en					
Encitation	<	ice ;-	TABLE I	1.00			non i	1.12
Motion								
			PA2 PA				15	
CWClockwise								
	ູລ	0	1 0		8			
	3	0	0 1	0				01
	4	0	0 0	1		1.3/11	101.939	
ACW	!	I	0 0	0				etter [1] 165
	2	0	0 0	1. 12			. 1979)	
	3	0	0 1	D				
.49A .	4	0	1 O	D		nla 1 a		
->	5	10000	0 0	0	1 -	2		
-> The St	epper	motor	is a c	levace	which	is use	d to	obtain
Cun accu	polate J	position	control	of	notatio	g sha	tts. It	employees
Polotec-lior	2 01	fts . +:-1) 50	Shaft	in e	steps .	rathen	than co	ntinuocu
motion	in co	onvent		40 0	and Q	- molt	ors. Th	e
coinding	ama	ngement	e of			is g	iven in	fig2.
	The	step	angle =	360	· · · · · · · · · · · · · · · · · · ·	Par 1		
					notor A teeth			
				U				the state

→ To stolate the shaft of stepper modor, a sequence of pulses is to applied to the windings Wa, wb, we, wd. The boi of pulses required for one inevolution = No. of teeth.
→ The stater teeth and notor teeth lock each other to shelft fin the passition of the shaft.

→ The pulle applied to the more opprocessor port which makes the transestor to and one of the corneling point is grounded. the vice, is applied to the other end of the winding. The winding is energized and moves the notor one Step. → A simple scheme for notation is a wave scheme is shown

in table 1.

Nav, we will design and write a program for a phased stepper motor having zooteeth for 5 revolutions in elock wise and Antietockwise.



1127 14

The counter value = No. of revolution × No. of teeth

= 5×200

= 1000 d.

control woord

Soli

000000

control word = 80 h.

Assome CS: CODE12.

CODE12 SEGMENT.

START : MOV AL, BOD

Our ewp, AL; 8255 configured to make port A on output goort.

Mov cx, 1000d; The counter value is programmed for 5 revolution.

MOV AL, 886

AGAIN: OUT PORTA, AL

CALL DELAY

ROR AL, O'

Dec cx ; $[cx] \leftarrow [cx] \bullet 1$.

JNZ AGAIN 1; DO the process -lill five CW

notations are completed.

MOV AL, 88h

Mov cx, 1000d

AGAIN 2: OUY PORT A, AL

CALL DELAY

	Roi	AL,01					
6							
9	Dec	¢×					≜ a ®
5	JNZ	AGAINE					к о џ
9	Mov A	AH, Ach					
9	INT 2	۱b					
	CODE 12 6	ENDS					
9		START					
	1 8 8013						а. ¹⁹ к.
9	1, Design an	Interface	consesting	of 4×4	matrin Kei	yboard up	г і Ь
5		TUP		Q		Concerna-	1 N 5
9	8255.						e.
9							5
5							
						2 1 3	
7							· · ·
3	÷		• • •	•	· . · . ·	5 m 2 ⁰	5 13
Þ	Ϋ́.		2 X			94 24-01 - 124	
¢						· · · ·	3.
é							85
)							4
•							
)							
ł				5 E		*	8 - A
,			•				


121013 Interjacing with advanced devices: Memory Interjacing to 8086, Interrupt structure of 8086. vector Interrupt lable, Interrupt Service routine, Introduction to DOS and BIOS Interrupts, Interfacing Interrupt controller 8259, DMA controller 8257 to 8086.


- → Dessign an interface between 8086 CPU and 2 chips of 16KX8 EPROM and 8 chips of 32KX8 RAM. Select the Starting address of EPROM suitably Doorth.
- last address map of 8086 is FFFFFh. The in the After reseting processor stauts from FFFFoh. Hence, this the address the range of Eprom. The address map must lie in for given below the problem is


Addresp	An	A18	-117	A ₁₆	A,6	AIG	А _В	Aiz	Au-As	14-ALI	A3-20.
EPROM ending address FFFFh	1	T	1	1	1	1	1	1	1111	1111	1111
eprom starting oddness frocoh	11	ł	1	1.	1	0	0	0	0000	0000	0000
	$\left \cdot \right $										
RAM ENDIN	1 Grot	0	0	0			-	<u> </u>	11111	1111	
Address off	Fh	0	ల	0	0	0	0	0	0000	8000	0000
address 00000h	5.]				12		
		÷	scoon						RAM AN	ea.	•

S I	RAM :-
1	Two chips of BRKX8
-	=) 2,×39K×8
-	
	=> 64K×8
1 and 1	$\Rightarrow 2^6 \times 8^{10} \times 8$
0	=> & ¹⁶ bytes
P P	=> 16 Address bits are required to address the RAM
1 1	80, we use A0-A15 bils.
*	Eprom 2 chips of 16K×8
1	0 x 16 K X 8
S	
	30K×B
	$a^{5} \times 2^{10} \times 8$
	2 ¹⁶ bytes.
	=) 15 Address bits are required to address the EPROM
	So, we use to - Aiy bits.
	> The memory in 8086 is coganised by odd bank (Higher byte)
	and even bank (loopen byte). The signals to and BHE are
	used to select theme
	Size 1615 x8 Size, one chip is used for odd bank and another
4	chip is used for even bank. Similarly, RAM is also avrianged
-	AO BHE
-	AO BHE O O Would townster on Do-Dig. Both even and odd banks
3	are addressed.
-	potation 0 1 Byte transfer on Do-Dy and only even bank is add
1	Scanned by CamScanner


Hand ware desegn:-







odd Eprom.




C - CS2 Even Eprom.


C

Branals for tsg !-









Signal for the :-

Qven RAM

RAM.



BHIG

e

F

F

17

as Interface 2 4K×8 EPROM Suptable address RAM S 5 EPROM 3 3 Address EPROM Ending address fffiff 1 starting 1 address FE-0004 RAM 0 Enders address 01 fffh Stanting address 0 00000h 9 3 \$

lines. 2×4K×8 86×8 2³×2'0 × 8 &¹³ bytes. RAM address the required to 13 Address bets are bits . So, we use AO - A12 2× 4K ×B 8³× 2¹⁰ × 8 213 Defter . EPROM. to address the aue veguined 13 address bets So, we use Ao - An bits Az-Ao A16 A15 A4 A13 A12 A11-A8 A - A4 Aig AIS AIY 1111 1111 1111) ١ 1 1 1 1 ١ 0000 0000 0000 0 1) t 1 1 1 1 1 1 1 1111 1111 1 0 0 00 0 0 0 0 0000 0000 0 0000 0 0 0 0 O

Scanned by CamScanner

8086 . Select

with


RAM

2 4Kx8


and


tland ware design


~





Segnals











Scanned by CamScanner

A3

> Leyboard
Design an Interface consisting of 4×4 matrix Keyboard
W9+1 8050.
Martin - Color Martin - 192 - Tangala
A. Assume CS: CODE
CODE SEGMENT.
PORTA EQUIDODODO ESTIMATE LING IN VON
PORT C EQU 0004 A MONT A Wold
CR EQUID 0006 motion has i valia u
START: MOV AL, 81H; Instialize port cr as filp and port cu as olp
Mov DX, CR; [Instialise 8255]
MUT DX, AL;
Mov AL, OOH in Land and made that dat,
Mov Dx, port c
DUT DX, AL; Make all Scan lines zero
BACK: IN AL, DX
AND AL, OFH Less set the manual a sold and
mp AL, OFH; check for Key release
JNZ BACK; if not, coast for Key release.
BACKI: IN AL, DX
AND AL, OFH
CMp AL, OFH ; check for key release .
3 JZ BACKI; If not, wait for key press.
ALL DELAY ; wast for key debournce
Mov BL, OOH: Tostinting the Country
Mov BL, 00H; Instialize Key Counter.

C Moy CL, 04H e 6 Mov BH, FEH; make one column low. (V) same an even at NEXT COL: MOV AL, BH C C · MAMAR 370' OUT DX, AL 6 Mov CH, 04H; Instialize now counter. C 10000 CRO 0 1909 MOY DX, PORT A IN AL, DX; Read meterin line Status. 2 7 A 311 1 ROC REY NEXT POW: RCR AL, 1; check for one now. in is that here di JNC display; If zero, go to display, Otherwise continue INC BL ; Inciencent, Key counter DEC CH; decrement now country JNZ NEXT ROW; check for next roco. The soll MOV AL, BH Mov By Posts RCL AL, 1; Select the next column. MOV BH, AL. PARK I MU RL. DX DECCER; decrement the next column's JNZ NEXT COR ; check for last column if not repeat. Smp Start ; Go to Start. to p. 100 540 RG-T PLACE IS ALLON key end p END START Hto, A OUD. chap Al, OFH ; check for hey release . is reached have not the part of the states of

Scanned by CamScanner

6

4 3 2013

Interrupt structure of 8086:

the michoprocessor, of devices recuest source g Whenever a no. the up has to handle such encuations. for Example, the acomputer Should be able to give response to deveces take keyboard, Sensors, other components when they request for service. bandle such situations. There are two approaches to 113 i's pooled approach @ Interrupt approach. LISTOFALLT approach, the up perpodecally Sean all In pooled for any service request and then provide service I/O devices system speed and hence inefficien -the accordingly . This reduces method; the I/O deveces send Signals on Interrupt -JIN the sequals and provides mp receives those INTR ON NMI pins. The

the Servece . have been appendent of the

In the case of 8085, there are spins. ... TRAP, INTR, RST 1.5, RST 6.5, RST 5.5 your enternal interrupts.

SSISP FLAG ss: sp-1 Internupt N. 85: SP-3 PAAIN : CS MAIN ! TP 85: Sp-5 MAIN : TP MAIN : CS FLAG dependent of the Isp: CS 0000 : 4N-3 ISR: CS Sincle 生計 Lokborth TE ISR: IP 1 1 13 M correction. ISR : TP 0000:4N Missershot Ist) quest parters 11-1+ Salut toolo TCR

> wheneves a up is interveripted it stops the main program execution. Main program flag, cs. Ip are pushed to the Stack . > The Cs and Ip are loaded a with Interrupt Service matine 6 RET address as shown above. When returned instruction is encountered in ISR, cs and Ip are loaded with main pro data by pop operation. So, the main program is resumed appropriately. S 61218013 1024 Telanster of control During ISR:-6.7 ASSUME CS: CODE . 617 611 CODE 8: SEGMENY. 6 START : MOV AL, BOH Jay Inhan 07 MTE COM 11 Intersupt INT OG Occurred. has 114 > MOV BH, 90H TRADY SWIR . EAT 1.6, DAT CODE 8 ENDS END START ISROA PROCL and at 2.2 ISRO9 ENPP CT FORGAST 23 - DOWN Intervenupt Bequence. is grien The beloco. 8086 pushes the Ste florg regreter on the glag. It de desables the Single step and INTR 91P ... by making trap and Internupt flags -10 zero

strict retain Approximation with \$ It says a , wat pot Sty It saves the main pologolam, values by pushing them into Indirect four jump to the ISR (Interviept Service Routine) the stack. \rightarrow It does an new values of cs and Ip of ISR by loading -> for en if Interrupt type is 4, the memory address is 4×4 = 16,0 = 10h. -> In 8086, we work recid the new values of Ip from 00010h and therefore as from 00012.h. once these values are loaded in 3 CS and Ip registers, 8086 will jetch instructions for the new address to enecute ISR. and any straight as so and 3 -> killen IRET | ENDP "instruction is encountered, the main program the stack and the main program is Juon Values are popped as other would sutting resumed. There are 3 ways by which 8086 can be Interrupted. · External segnal :- Here, the silp devece grees segnal to 8086 INTR, the IF On NMI / INTR pring. To necesive the Stynal of) frag in frag register should be enabled ie, (If=1) **-----------------**· Speceal Instructions in a program ;- These are called Software Interrupts such as INT & where n= 0 to 255. 1) 1) · condition produced by the Instruction: - Such as divide by 0, Broglie Step Interrupt, Break point Interrupt and overflow -7 3 internet . 2

6 $= F(r_H, x) = -\frac{r_H^2}{2} = -\frac{2r_H^2 g^2 g^2}{4}$ 8086 Interrupt Nector Lable :-6 1351 rst of 25574 6 1724 11-003FFh TYPE 256. 0 003FCh 102 11 ê planator) star C 1 Jamit 1 1. 1. 1. POINTER TYPE 32 6 TYPE 31 RESERVED 00080h pointers Reserved Interrupt 6 55 M (22) COST SOST 3/11 In most T 11 F 0 TYPE OVERFLOW 2 9 10 00010h 1. 01 TYPE 3 BREAK POINT Obcoch 6 U. mair NMI TYPE Q 0008h 6 SINGLE STEP TYPEI F 257 00004h analanacil-TYPE O POINTER DIVIDE e GREOR 00000h types have explicit definitions such as E In 8086, the dirst 5 type ie, type 0 27 interrupt by 0, overflow etc. The next davide. 0 uppen 224 interrupt 15 to 31 are reserved for future use . The 0 the Usen e are available for types from 255 type to 32 0 atomatic to P. Software Interrupts. handucere and 0 To 1 13 Gires Til 73 3278 12 Ol-6 0 ant. A YLAN Train 0 INTR Should 0 bull on 0 INTA 13 -10 219 S 6 NTM 20 HOUSE subrides. at provention N. ILLING ~ d absysta Junder floated - 11 100 - AD15 1001 INT Type Address ma herva 0 (10mb)-et Bridge Hooself , Break point. Clert. 111 10 10 14 2 Acknowledge Machine cycle Internupt 2 They Burger e


requires the service of the up it sends. When rip INTR time to up in response to this the WEVES a Stephal INTA low (Interrupt Acknowledge) pulses ous shown ap bus is tristated, in the Second gives Mp R forst INIT A the Dwing orpone . device puts INTA type. The INTI type values of ISR. pelle, INTA PIP the by up to get new information is used

The portures of 8059:-

This is equevalent to provedency 8-neurupt pins on the

INTR pin. of sengle instead Processor additional locate vector table for the posseble -to is Tt memory maip. in the where Potercupts any cascading 8059's and by operating in Mester-slave By Enterrupts possible to get 64 priority. is A mode


Shown below.



13/12

> 8259 pic bas Portenal mask register by which the individual times IRO - IRG can be enabled or discubled 8259 pic can be programmed to accept either level tragger or edge tragger inputs.

> Nith the help of 8259, we can get information of pending interrupte, inservice Interrupte, masked Interrupte.



2.27 half the aut and -1 54448 112 est-3 adapted a starte of seaport devices. St a start apprendent S presente la prese aux constan and identified Contraction of 3 5 PERSONAL PARTY OF MONTH / MARCHING / MARCHING 3 125-153 3 mandana ral hast The strate no malescupt service Recharten 3 . periodic that and have partial burnered. 0 ANT RELADE 3 Hilline Liter [TEAD interrupt Deserver :- "at gets, date 3 8 18 18013 8259 prc of salves light industries of desires bars (a) Data bus Buyler 3 and instanting acti 3 b Read porte logre production and a site and BICAGO CASE , COBS 3 , C) control loge paveles only Part. 10 has physicipa 273 d, IRR, ISR, IMR the marking same 93 ·P 2171 e provety Interviert Resolver. SUL (connected 33 buffer confeguration J. E Cascade 01 Conneted. 19 SP/EN MASTER + Vcc SLAVE much good have and of anti-publikkel. GND The cpu sends command word to piceson Doda bus buffer !-A DAL (& bit data) Status the interrupt type and obtains fits using the data bus transfer. transferved to up by pic is Action Internetical runchars code approxition This CROTY of data flow logfic :- This controls the Read I write direction planes parameter dob on data aus buffer 413 7141 control loga: - This gaves the . 410 after selection of any Segnal INT der 3/1104 dEL CAL "Ip line (IRo to by IROJ) pareosety Interrupt Resolver. asto 1410 necesves INTA pulse doors Also R ette tist cpu . 1833 112 1211 3.6 b

IRR, ISR, IMR :- The IRR to store all the is used Protentingt status of 8 mput devices. It is 8 bil nogester. The Porterulet Mask regester IMR enables or desables a particular TP device BALI is used for desabling / Masking and Bit O is used for enabling. The Interviept Service Register Storas all the interrupts that ane being processed. Paro and Interrupt Resolver :- It gets data from IRR, ISR, IMR and Selects a politicular apput device for Interrupt processing The moster Jos Communication with slave. 21995 -this PLOCK NOT TAL GCASO, CAS, , CAS2 ave the bits . TO Slave Identification bits. 10 Rentidy any one the master of the 8slaves by 9, SP/EN :-Jos the master stayle pic 8269, the pin sp/EN is connected to vcc for the Barne pic, this pin is Connected to The shad shows ground . HEANI SUCH HULLE Intrioduction to Dos and BIOS Interrupts:-1 M . server of the server of the etion cate and the state Mov AH, 4ch (stob) did INT 2th & This is Dos Interrupt. 13795 3 data hui bango age busin and the age of premations. mari Dos Interrupts:-29 Interrupts function code operation. direction of (star Ser 1: reminate the programme with appearance of 4ch INT 21h command prompt on the screen Becherge mer offer selections will Read a character from standard input devece . osh JNJT QID character to standard off device workle a revelven toplace dell' Present in the second second 216 1.act file (rear of all) will all 3Dh MUT 200 open . up mont tile file anter 12 3000 1NT 21b close a file 3Eh Ca2] 34

1368 0110 delete a file. INT DID 416 3 valeo mode. BIOS Interrupts :-Set INT ION ooh 3 V 22-1 cusor shape. 8et 3 OID INTION cursor position. in word CONTRACT OF Set oan INT IOD Read curisor position. S Read light pend position. OZh INT IOD 2 040 the operating system was located in INIT 100 B 5 referred to as of pc, pourt ID IBM a which is 0 location (EPROM) memony at the top 1 Permanent q located flp olp system). This is Ĵ the address manage FEODON to FFFFFD BLOS (Basic 0~ 4 provede direct and memory in 0 8086 based processor. The BIDS programs the system - The 9 bow level rotexactions with various devaces Fn -4 Jon programs bas BIOS Ð test . self 9 on a, pocoer 3 the day. of Time cb, 9 Scheep Perent communication, C 23 for asynchronous Support program Ŷ 20 d, desplay. and parenter Ŷ key board, Hounddeck, The Serveces provide B stored in is DOS The 4 prompt on the Exclude appearance of command 3 DOS by swrtch ON, file management (Create, Read, conte, 2 after BCHeen 14 management, directory management deles), memory 3 delete 9 progetams . and cefility


1 2 2013	DMA	8257	-to	8086
10	OMA	8594	-10	808

Software controlled Data transfer. Mov Cx, count Mov Dx, port addr BACK: Mov AL, [SI] CUT Dx, AL INC Dx INC SI LOOP BACK; RET

In above program, from memory data is transferred the location are location to Ilo device. Fingt the memory contents of エ10 the Al negister and then -to brought inside up ie to device pointed by Dx.

transferred or of bytes be -to The no, CX above Scheme is nontialised in new slow negister. and The of grow data. for large volumes Scretable only small no for memory to disk, from DY desk to mensory from of data method ere. USE DMA

Haudwave controlled Data transfer :-



Scanned by CamScanner

FT

T

transfer ;-Handwoode Controlled Data

-

3

3

3

R

P

3

P


-

-

3

3

9




DMA controller has two types of operations is slave it master mode 3 The control of system bus and 4 cpu is in In slave mode, the 2 stave mode is used to A. This 3 positions in oure all Switch the status of DMA 3 read controller and -to configure DMA the 9 DMA operation, the DMA q Actual progress 9. Dwring controller. mode master Controller 18 in

the perspherical devece is ready for when OMA controller. Then, the DREQ Signal to Sends 92 DMA, Mp. The When HOLD Request HRQ Stoppal -to sends controller DMA positions are changed to segnal, the switch gives HILDA up the completely solated from system bus. The control B and up is. copy the data from disk to Signals IOR, MEMW ave used to MEMR, are used to transfer the Signals Jow, and the memory

data the HRQ from memory end of DMA , -to disk At the Signal is deactivated and the switch controller Þy the DMA positions oure changed from B -10 A

Pen configuration 8257 01 -

TOR 40 1 Ay 39 2 TOW 38 MEMR 3 37 MEMW 4 36 TC MARK 5 35 A3 6 READY Aa 7 34 +ILDA A 33 8 ADSTB Ao 9 32 Aen' Vcc 31 10 HRQ Do 30 CS 11 29 D, CIK 12 D2 28 13 Reset Dg 27 14 DACK2 26 Du 15 DACE 25 DACKO 16 PRQ3 DALKI 24 13 DRQ2. DS 18 23 DRA 19 De 22 PROD Da 21 GND 20



has inhibit logic to deselect any one of the 4 channel ÷ DTL compatible and works with +5V. is 7 This

18 2 2013

Communecation Interface : Several communecation standards. 6 Serral data transfer schemes 8251 USART architecture and Interfacting Rs 232, IEEE - 488, prototyping and 6 6 Trouble shooting. -

These are stypes of communications. Es Sampler : This is unadarectional.

Gri: computer to prester , for radeo receiver.

(is they deplet in the communication is both derection but simultaneous transmission and reception is not possible.

& En:-, Walkie Parkie is full Dupler :- +101e the communecction is bederectional

Semultaneous. as well as En: cell phone

50

e

G

C

C

E

-

1

6

5


0


8


2

0

Z







Scanned by CamScanner

There are 8 data lines in 8851 and these are bidirectional. Data transmitted or received by the cpo on these lines. is 1 1 0 8086 writes to the command Register cs 0- 1- using data bus (Do-Dz) 0 1 8086 reads the status of USART status 01 0 0 8086 constes the byte data for transmission 8086 reads the byte data after reception 0 0 1 and Assembly by USART. Deng 0 0 0 y another iters all ... USART is not selected for any operation. Ð -0 Ø -\$ × × X 1 that alot description of 8051 USART. functional -> There are 8 parallel lines Dy - Do which are connected-Breez a system data bus, so that control or status words can be transferred between cpu and USART. Sual Sybor is connected to address decoder + The chap select of USART 1 Kept part -> 8251 has 2 addresses as per c15 & clo Signal, when clo=1 control bas, address, when closo, et is a Ready) ges main is a 2£ YOR IT SIF an Induction addresses and prophy a ratified data Buggian warren CID RO MR CS. 3 kan 8086 writes to the command O 0 1 1 (reads) the status of 8086 0 1 0 USART Keads Scanned by CamScanner

WR 8086 writes the byte date RD CID ē5 0 8086 up reads the byte data. 1 0 0 0 1 11 . ly mouth 0 0 chip is not selected. 0 0 and and a late of 0 CLOCK PIP of 8251 is connected to a system clock for The → Modem: When 8251 is Switched 'ON' 9t Sends of DTR (Data Synchronisation. terminal ready) signal to Tx modern the Tx modern sends DSR (Data set ready) Signal back to served transmission, it sends meady tor Liber 5851 is Tx modem. The tex RTS (Request to Send) Segmai to transmet barsmetting modern gives green signal jon transmission by activating CTS (clean to Send) Segnal. buffer -> The sharpt regreters in transmit and receive blocks requere clocks for several data in and several this purpose. data - aut. for \$ TXC and RXC clocks are used both one shorted and connected to a common useally Source. 8251 is double buffered. The transmitter section has holding buffer, Bheft regreters je, & buffers. character is loaded to holding buffer, another character can be moved actual transmit shift negister. Tx ROY (transmitter Ready) goes high, go the out marity The buffer is empty this is an Indication -lo the dicput that next hyte a can be metwin to the buildence all buffer. 2008 1 holding

of cpu. The connected to INTR TXRDY is The RXROY (Receive Ready) ? goes high, when a character assembled in the necesiver buffer which can be 3 has been nead by the cpu implication 3 readely TXEMPTY pin goes high (active) when both buffers in 3 -> The 3 transmitter Section become empty. -> SYNK-Detector / Break detector :- When USART is operating in 3 low (or 2 character times, this pan goes Synchronous as endecation for of break in communication. mode if RXD is for Synchronous communecation, when 8851 finds hegh, This is 3 a Specified sync character in the encoming string of data. 3 9 Then, - Libis pen goes regn. 9 retounde source la tarte channeter 9 32/1/2013 = ST Internal Reter FORMAT. 8851 OSARI MODE WORD Register - ETS 9 BI Bo B3 82 **B**4 **B**5 ENMAN RACH 2 N. **B6** Ba B2 B1 EP PEN LI 12 SI S2 BER: Send Break Chard 3 Ly party Erable 1= Even parety 0 La 4 addona avaard = 1 x4 0 = odd parity Sa S 5 bets per character -00 Ente Terminal - Ready. SITC Invaled 0 0 6 bits per character 4 C. skiping 1 Stop bit Ren = Transmit 9 0 y bots por character 0 1 8 brts por character 1 4 1/2 Stop bet 0 1 3 1 2 stop bits -210 9 1 TXE ROL ROY LEY AL FE | 00 | PE · plandy . insmetter. 3 150 1001 -Kecethia pearing 3 · tas curica 3 - Transmit Stop bits character 3 Party Start 6.4

Bynchnonous Mode & Transmission / Reception at BI B2 0 2551 0 Contraction of Contract YXC, RXC Q Asynchronous TXC /1 0 Txc/16 Asynchotonous 20 0 Asynchronous. Txc /64 Register formait :-Command wood 6 SB RXE DIR THEN Enable 0 Trans RTS ER EH TR RK 0000 0001 07 1 Ch 0 0 EH = Enter Hunt Mode . RE Enable for sync character. Search = Erable 0010 0000 Co. 2h Reset. 0 IR = Internal -Mathempison 0901 Send Request to RTS = 0 56 ER = Error Reset 6 CP PEN 12 6 SBRK = Break character. Send alguage historial 47 0 RX E = Recepte Final Umas =1 6-1 Enable C= edd Jestity 20 Epits fear characters 2 6 Ready . DTR = Termanal Data Invested e bala per character 0 Enable. TXEN = i step lot Transmet 8 of both per character 3 0 8 1 1/2 Stop Int Register Format :-Startus word 8 8 and gates RX YX TXE SYN FE OE RDY RDY PE DSR DET Ready . -Transmetter ata set. -Receive Ready eady SYDC DET - Transmitter Empty. frame evulor ovior Parity Rowig Kapping 3 Over Run ervior. Jarest 3 Wiet.

C

0

C

2.2

Nrete an ALP in 8086 for transmitting 50 characters which are Memory location 02010h using 8251. The design 7 Stored in the > Implemented with following conditions. CA STATES mary be as parety Enable to 1/2 stop bits (C, 8 bit character length P (d) clock frequency 160 KHz e, balld rate 10 KHz. transmitter clock 1 1 Mey (13 8th : To bearsoil Schouder forear . 1 8251 A 1 11 : da Receiver 1489 TXD 8086 Do-D7. 5 3 AD0- AD7 ini Iked RXD 0 cs Doly ISP durit NON A. -Rit 12 RXC 160KH3 Da SIC 3 clō Txe COST FO AI TOR broth : doi , IAMI : TIAN TOW RESET dio : A ant Reset aut CIK GND My & HIDDAY ranser CIB out TT margar 150 Jorns I TRI I IN WORL Lin 0 Freinsmitter is scaled ie, 16012Hz = 16. 0. IOKH & 1/2 Stophit Everypointly Scharacter 13 DUT 1.12 N -10 12 -11 1110 signal inter is BEH 13 DIAL mode word C = 14 80, COLUDION --Der GA, A' Accement 212 Jours Az AG 195 Au Az Tis Joseph I Tigd suffransmitter bit 1 1 X Od suffransmitter bit Enable c nD v !! w e de TIM for command 11 +0 the address FED . is advis é ideo 1100 for data address FCD is.

Scanned by CamScanner

0 02000 C ABSUME CS: CODES. 0010 0 201 0 h CODE 5 SEGMENT 16/00 ind they Mov Ax, droch START : T oot 02000 Mov DS, I'd Ax a data quest of I and 0 Mov sz, are 0010h Gen Mov CL, 32h; To transmit 50 character 5010 = 32h 6 6 MON AL, BED; Mode word data BEH to AL A730 1 0 OUT FEB, AL ; Mode word to USART. New Party 6 Mov AL, 11h ; load command with error Reset. 607 5 in D4 and Tx Enable in Do. ·bxa . E Out feb, AL; To transmit mode with Grow reset. AHXDAL. 0 WAIT; INAL, feb; Read the status. T AND AL, OID ; check of the transmitter is Ready. 6 JZ WAIT; if transmitter is not ready, jo to 6 6 WAIT. MOVALS[SI]; if ready load the character from 6 6 a ball memory to AL. EHM JAI 6 SHIDI OUT Fch, AL; Data transmitted. INC 57; point to next byte. So made word Dec. CL. A: Decrement counter Q.A. AS 11/2 JNZ WAIT ; Repeat them for 50 characters. 3 INT 3h ; CODE 5 ENDS ?! Rembbo ad1- 11 dist hamicasi 16 100 END START SAMADO 21 1 1 1

> Write an ALP to receive 100 bytes of clota stream and the memory location 3000 : 4000h using 8251 USART Storing at given below. The Josimat of data is is Even pourty enable is 1 stop hit is 8 bit character is iv, frequency 160KHz N, Baud note 160KHz. 30000 36 26 2 2013 Transmitter is sciled 160 KHz / 160 KHz = 1 8bit, ' Stop bit posity character Modeword = 70h 16 100 Ao . A A6 A5 A4 A3 42 6-4. Ay 0 1 0 0 0 0 -9 > Receiver encible Groor Reset 3000:4000 -4 ASSUME CS ; CODE 6. 30000 4000 CODE 6 BEGMENT 34000 Mov Ax,3000h. START : MOV DS, AX, ; the base address is loaded into physical address Segment register -9 Mov SI, 4000h; The offset address is loaded into SI. So, we are positing to physical oudress 34000 h. Mov cl, 64h ; ro transmit 100 bytes. (100,0 = 64h.) -Mov AL, JOh ; Mode word data JDh to AL. 3 bler feh OUT Figs, AL 's Mode word to Mov AL, 14h ; road command with error Reset is and to enable the necesiver. Scanned by CamScanner

out feb , AL; USART is Instialized with Command window. word -READY : IN AL, FED Read the status. 6 3 WAIT check if received is ready. AND AL, ORH ; F " WAIT till the received is ready. JZ REDOCT F The necessed character is thangound to AL. F in Al, fch 5 Mov [SI], AL ; The neceived character is transferred to -P memory. INC ST PEC CL loop for 100 bytes. WAT JNZ Repeat the READY ; Mov AH, 4ch ; INT AND ; CODE 6 ENDS END START .

All Notifies an Institutezation Jequence to operate 8251 in With band Allynchronous made with 8 bet character, lige modernate nate 64, 25top bits and odd powrity enable. The 8251 is finterjaced with 8086 at address 0826.

A,

0 1 Baudrale Jactor 64. & stop bits 8'bit character odd partly party the second second Enable t dent elte 'DF h ¢ Mode word ž 1014

Scanned by CamScanner

4 S 100

A set

3 6 1 4

Mov AL, Drh OUT 82h , AL Mov AL, 40h / Do Enternal Relet for USART. out 82h, AL ALT I I I worsto instanction sequence to initialize 8251 in synchronous mode with even / pour Single character and 8 bit Size. -A, Assume XXXX as 0000. 1 1 00 $\mathbf{x} \times \mathbf{x} \times$ 8 bit Sync Mone character So mode word is och Mon AL, och 11 Do Internal Reset for USART. OUT BRH, AL Mov AL, 40h OUT 82h, AL *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 *
 the split of the set of set $c_{1} = c_{1}^{2} + c_{2}^{2} + c_{3}^{2} + c_{4}^{2} + c_{5}^{2} + c_{5}^{2$ 14 M 24 M 29 M the state provides the second state of the second and the second s $(z_{i},z_{i}) \in \{1,\ldots,n\} = \{0,\ldots,n\}$ the time to be agent and and Milling in they got in a said M in the second of radius the second

-

-

-

-

1

-

3

28/2/2013 RS 232

121 2

RS 232 C logic 1 = 3v +0 -12v underload - 25v No loced logic 0 + 3v +0 +12v underload

> Logre 1 -3v to +12v underload -25v No load. Logre 0 +3v to +12v underload +85v No load.

RS 838C provides better Norse roomwingty compared to r TTL. Voltages such as ±12V are propresently used in when which case logic 1 is -12V and logic 0 is +12V MC 1488 is a fleep quad . TTL RS832 converter eubose confrqueration is given below.

Scanned by CamScanner

0

F

5

6

-

65

E

(D)

0

ET I

0

0

0

5

0

0

0

0

0


8

0

Ç


6






Jor RS 232 to TTL Conversion consists of Integrator circuit

The standard Interjace jor TTL to \$\$232 Conversion Constate of Ic's MC1488 as Shown above. This requires +12N, -12N power supply capacitor of 320pf is used to reduce the Cross-talk between ordgacent wires.



as in the second

- AL Es conversion and this De MC 1489 used R6 838 -10 dor 771 E Single nequines only 5v · 254 136 25 pin connector used for RS23&C connection. 9 pin connector used for RS 232c connection. . Bing 6 6 25pin Diype 9 pin Diype. Segnal demetion in Signal protective comb. Connector connector Foransmetter ACIM SM protective comb 3 2 out. TXD 2 ·IN 3 RXD OUT 4 RIS 8 IN ABOUT OF 5 CIS IN DSR 6 6 GND 5 8 Din Marshad CD (carrier defect) 12,13,14,15,16 Secondary channeling vor 17, 18, 19 Signails Mr. Larth wit-DTR FRID SM 4 20 OUT. Ring Indicator 9 22 M 215 1:1 -01 11 1 (.)



Scanned by CamScanner

The testing is faster and Accurate in ATE. Though the manual testing is slow and inacumale the cercust concepts are better understood by this process. so is better to do manual testing during development of t phase when psioduction Notwine is height, we swrtch over to Automatic testing

There cure 3 types of deveces on GPIB (General purpose Isterface Bus) (1) Talkers: They put the data on the bus.

Er. DMM, Signal generator etc., (3) 196teners :- They take the data from the bus for desplay

En: - Parateus, CRT

(3, Controllers; - This decides who talks and who listens and also the specific test methodology.

GPIB Listeney and for factor

GPIB/ Listener and for Talker

and divers havenues and calls havenues instruct inter repurption such an one price farming and Comparator gray counters, power materies alo description test i this was adopted by See hallon in the second on handstore Actional texts Margare 2

Scanned by CamScanner

0

6


6

00

0

0

6



The three handshake signals data valid (DAV), 11 Not Ready for Data (NRFD), Not Data Accepted (NDAC) to coordenate the transfor of data on the ave used data his · • -STATES STATES nen sen sen frederik en formeterek en beneralisis all all and a second Hall bene production and a (Land) when a short of the interval to prove the proved of the and and and a start of the second of the sec 11--- CamScanner


19/3/2013

UNIT-V, Craft - J.M.

Real Time control: Interrupts, times | counter and serial 8051 : C. Communecation pologoiamming the times enterruph, programming haudwaue intersupts, programming the several communication enternal nterrupts, programming 8051. 8051 Interrupt !-

grant in vol where processor Interrupt is an input to the external devece enjoying the processor that is neady for comm. -unreation when reterrupt is necessed, the processor executes the Specific group of instructions called ISR by branching approcalled interrupt vector. -preadely. The starting address of ISR is The following steps are taken by the processor when

interrupt rector is received.



b It executes convert anstruction of main projotam. regester are pushed to plag data ile, the contents PSW 0 2, The the Stack .

the Stack. ave pushed to pe Q contents The counter is loaded with starting address of

program 4) The ISR -

gets executed. 51 ISR

Scanned by CamScanner

1

5

F

E

100

6

E

6 when Rer, is encountered, pop from stack top to the pc 7, pop the flag data from the stack. So, when pe is loade with earlier values, the main is resurred appropriately. De Classefication of Interrupte :-They can be classified as external and Internal interrupts. Criterical 20 devices Bend the Signals to the prins of Processor procase of Enternal Interrupts. > In case of 8086, the enternal pris are NMI and INTR > In case of 8051 µc, there are two external anterrupts and 3 noterinal interrupts. -> Internal interrupts are activated inside the uc (or) by the enecution of neuropt nstructions. is Maskable > Another way of classifying the interrupts DANS R and Non Maskable Anteromysts . ec, by program > Interrupts which can be desabled by the the configuration registers are called maskable interrupts. -> The other type is non maskable which cannot be disabled sp. - and the Presser and stating anti-as -> In 8086, NMI is non maskable INTR is maskable. uc. -> RESET is also a type of interrupt verto which is non mass one two ways where interrupt vector can be decided -> These as vectored Interrupts: - Here starting address of Isr (Interrupt vector) is prodefined at design stage. ALLA VOM

b. Non vectored Interiorupts :- In the first phase the external device sends Tht & signal, then processor executes current instruction and then sends INTA Signal to the external device ¢alter receit of INTA, the enternal device sends the starting and a address to the program in next phase. -> Write delay submuttine using 8051 for 18ec. 1, MOV R3, # 10d. - 1 rec Jecosta 12 and 13 6 toop1: Mov Rg, # 1000 100m 6 Loop 2: Mov Ry, # 125d Jons 6 6 loop 3: push A Ca a dependent protocol of boild adt pd (10) Pop A -NOP 6 entering to a share treat. Concention of NOP . - 125 × 4 6 DJNZ RI, LOOP3 invitional -125×8×100 + 2×100 C DINZ R2, 100p2 WINTER THE STATES + 2×10 ~DJN Z = 1 msec 1000 + 400 1.220 1 R3, loop1 , they we do it while the bar END 8051 -10 find smallest vorste al proceptam in nor from averay of num. The away starting address is 2000h. · 313 ROSE, NEWL IS THE PROPERTY OF ORG 0030h. TEMP EQUI SON have to find the small nor from topole robot we N Equ osh 10 territion aviay of 5 nos. Mov Ry, N-1 the Vertexad Something in Mane A MOV DPTR, # 2000. Loop 1/ Morx A, @ OpTR $\left(\left[\beta \left(det t_{\rm P} \right) \left(- \sqrt{e} \left(1 - \alpha \right) \right) - t \right] \right)$ Mov RI, A.

S	AGAIN : INC OPTR	
	Morx A, @ Dpre.	
	Mov TEMP, A	MD.
el el	Mov A, RI; The first no. is in A, second in Tel	2
B	CINE A, TEMP, LOOP 2	
Ø	SIMP LOOP 3.	2
V	Loop 2: jc loop 3	
8	MOV A, TEMP	
8		1.
8	LOOP3: DJNZ RY, LOOP 1.	
3 21/2	2013	
9	Table 1:-	-ternup
а.	Interrupt source Interrupt vector address Associated dlag.	
3 2	5	1. C
ar arり、	internal interrupt 0 0003h IEO High	est
6	INTO P3.2 P20 12 TFO.	
ð , Q	Timer O Interverent OOOBh TFO.	3 h t 19 +8
	ooeish 1er	SA II
	Enternal Interdupt 1 INTI p3.3 pin 13 OQIBD. TFI	= IBI
	OOIBb. TFI	A
(4)	Famer 1 Interrupt OQIBD. TIRI.	3
.5.	O and Intowelpt 00 and	n
	loudest	13
	e ROSI has a proverion for 5 vectored interrupts. The	10 an
	incil enterrupts and 3 are enternal enterrupts. When	on
ente	mupt is generated, the pSW and pc values are	
910-les	ouge a personner, in to	ndal
Pus	ged to the stack and program counter is lic	-une
	에 가는 것은 가슴을 가지 않는 것이 있는 것이 있 것이 있는 것이 있	

WRET ISR Blarting address as shootin in above table. When RETI is encountered in IGR. The pc and psw megnoters are worded with old values by popping down to the stack. Let

→ when an Interscept is generated, the associated flag = of the register is set row shown in above table.

As seen in the above table, the protections are depended in a gap of 8 bytes. So, the interrupt Survice = stoutine should & not enceed 8 bytes including RETI instruction. for begger interrupt programs, JMP instruction is placed at the starting address of ISR So that, the ISR can be located Somewhere else in bigger demension.

IE (Interrupt enable) Register of 8051.

MSB	·			,	-	LS 13
EAL-	-	es	ETI	Ex,	ero	Exo

EA = 0 désables all Intervirupts.
= 1 Grables Intervirupt, But the corrresponding
intervirulat intervirupt enable bit is also to be set.
ES = Derial port Intervirupt enable bit.
ET = Fimer 1 Overflow intervirupt Enable bit.
EX = Enternal Interrupt i enable bit.
ETO = Timer 0 overflow intervirupt ènable bit.
EX = External interrupt 0 enable bit.

Scanned by CamScanner

1000 1100


B, Internupt 8051.1prearety Regester in 13 ISB MSB Ja pxo PXI PTO 67 796 PS PTI P 800 D PS: Seveal port prearly Interrupt bit 96 1) B interrupt premety bet PTI : Temer 1 3 Ø bit preorety External Interrupt 1 PXI : 3 Rif Fimer 6 enterrupt preorty 3 PT0 : 9 interrupt priority bit . Pxo = Enternal 8 Priority bit high preparely. 1 = loco preorety. 5 O -> if two enterminists are of scime preamety as per to Ip register stecesived symuttaneously, then internal poling sequence as per are repealed. So, within each prearity level, there ĩs -table 1 second prearry structure determented by politing sequence. Q En1: when two interningts with different preanely level occur at Same time. IE, # 1000 1100 B; Grable only Timer 1 over 100 Mov intervelpt, Ext INT 1. overflow Temer 1, Poterupt begin preorety as pri bet is SETB PTI ; Set (ie 1) same time, interrupts occur at the above two 김 the first as it has 8exurced fimer, overflow interrupt is 1: D


high prompty.

BETB Esternal interrupt , also has high proverly. PXI ; As tomen 1 Poterrupt is 1 and enternal enterrupt 1 is 1 have hegh precently, both the MC Defens to table 1 and Enternal Interrupt 1 executed forst 25 Register TCON dormat TFI TRI TFO TRO IEI ITI IEO ITO 7F1 = 20 171 Amer 1 overflow glag. 7fo = Tamer O overflow dlag. Hig =1 161 = Ent diag interrupt 1 160 = East anterinipt 0 dlag. Scon Regrester format :-SM2 REN SMO SMI TB8 RBS TI RI Transmit Interrupt flag TI RI Receive Interrupt 169 12013 TIMERI TIMERO ooooh 16691 16694 FFFF 86it TMOD TINER MORE TIMER CONTROL TCON. 8 b# Jeg €

Temens many appleations such as time reference, Oure used in time delay creation, pulse with period and fraquency , wavejorm generation and percodec interrupt generation meas wement in fig O. gren 8051 is The recristeris 9 Vauleous terrer

Josimat of TCON Register :- TFL - JIMERI Dividlag





TEON Regrester TFI = TIMERI OVENHOW flag. This is bet when TIMERI OVENHOWS.	
TRI = TAMERI RUNI CONTROL BIT.	
TFO = TIMERO OVERPLOCO Jlag.	
TRO = TIMERO RUN CONTROL BIT	
-ad Conternal interrupt (ung	
JEJ = Enternal interrupt O flag JEO = Enternal interrupt O flag	
JEO = Enternal Interrupt - V J ITI = TEMER Interrupt ITO = TIMERO INTERPUPT	

TMOD Register TIMERO | TIMERI Sult GATE : If O mover is controlled by TRO / TRI. I TIMEROITIMERI is constrolled by TROITRI and INTO / INTI and this is used for pube with cit of o = Timer mode internal clock pube. "I = counter mode. The TIP is external clock pulse. MI MO 13 bit times. Ø Made O 0 16 bit times Mode 1 0 1 869+ timer with Autoreload. Mode 2. 1 0 Mode 3. Used for Baud rate generation. P 1 THO TLO = TO 8 8 = . 2013 Model TIMER OPERATION :f/12 J el= = 0 1/12 Oscellator Interrupt 8bil 86:+ cl7=1 pgn TX Note x = 0 Timen o TRX Temer 1 X = 1AI INT Ilp pin 12 of 8051 MC. INITO P3.2 I/P Pm 13. INTEL P3.3 Ext. clock for Timer O 70 \$3.4 111 Ent. clock for times 1 TI 93.5

Time delay =
$$(65636 - 9074icul count) \times \frac{12}{4}$$

 $7 = 0000$
 $7 = 7 = 7$

The rebove jeg shaws times operation.

If $C|\overline{T} = 0$, the above functional block works as a times of $C|\overline{T} = 1$, the block works as a counter. In consect case, the external clock is applied at P3.4/P3.5If the times is not controlled by external intervent, GATE = 0 is g = 0. Then, times operation is fully controlled by TRx bet.

When TRx = 1 and when when is applied, the times value gradually changes from 0000h, 0001h...t...FF10h... FFFFh, When maximum value FFFF is neached, the times value notes back to zero, At the instant of hold times value notes back to zero, At the instant of hold back it sols the times jlag and an internal interrupt back it sols the times jlag and an internal interrupt

When Interrory is used to control the times, GIATE = 1, TRX=120 and the times stants counting. When Greenal interrory occurs (active low), the output of When Greenal interrory occurs (active low), the output of When Greenal interrory disabling the times. ANID grate A1 becomes geno client disabling the times. ANID grate A1 becomes geno client disabling the delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Made 1 can be used to create Marcous time delays as The Marcous the Journal of The delay = (65535-Instial count) × 12. Journal the Journaula, The delay = (65535-Instial count) × 12.


+An ascellator is running at 12Mitty controlling 8051, uc. Where the submotifier to mercle a time delay of 20 msec CLOCK frequency = 12MHz. A, clock period = 1 usec. Machine cycle portod = 12 × 1456 = 1,45ec as each machine cycle Conserves of 12 clock pulses Required time delay = 20msec. Tame delay = $(65536 - Initial count) \times \frac{12}{P}$. 20×103 = (65536 - Insticut count) & 1 usec 65536 - Instial count = 20000. => Insticul count = 65536-20,000 45536 = BIEOD. Subrocifine for Romsec. Timer o Timen 0 -Use Timer 1 GATE C/T MI MO DELAY : MOV TMOD, # 10 h. in model 🥿 00010000 CLR TFI CIR ETI, desable timer 1 interrupt. Mov 741, #BID: {; Insteal count is loaded into Mov TLI, # EOK. J TIMER I. ; TIMER 1 stants counting. SETB TRI

WAIT: JNB TFI WAIT ; Walt till timen glag is set. RET.

Scanned by CamScanner

R

-> Assume an ascellator is menning at 11.05-92 MHz controlling 80514C. Write a program to generate 2KHz square wave at port P1.3 (pin 4) wring timer O Interrupt. clock frequency = 11.0592 MHZ. А, = 1.08 \$5 M.Sec. Machene cycle period = 12× 1 \$ 11.0592 × 10⁶ S V t : 3 : 3V Period of square waveform = 1 = 500, usec. 10 So dwation of high portion = Duration of low portion C. = Stopsec. - A Star March So, 2002tical courst = 250 MBec. = 230. 1.085 usec Instial count = 65536 - 230. = 65306 = FAAh Sum ORG 0030h Mov TMOD, oth; Timey O in Mode 1. Moy TLO 1# 1Ah; Locad enitial count for 250 usec. 711 MOV THO, # ffp; CLR TFO 3 TRADEN flag is cleaned a x (+ Moving #82b) - numeral at 151 and the LOOP! 1887 B. TRO - in at and fund lained at HERE : SJMP HERE 1910a - 181 $\langle \pi^{\mu} = 1$ STMP LOOP !!




This is an B-bet Timey-and the count changes from only to AFM at the instant of each machine cycle clock.

when the count neaches FF, It sets the appropriate frimer flag and an Interinal interviewt is generated. The delay is calculated as per the formula (266 - Instial count) × 12/P. Itrease the Instial count has to be backed only once into Path Tix and TFx nograters. Subsequently during overlylow the instial count is automatically reloaded from THX-to Thx

Scanned by CamScanner

el



Timer O in Mode 3 uses TLO and THO is septement -limers. TLO uses GATE, INTO and TFO, where as THO uses TRI and TFI. The Interview mode of operation and counter. made operation is arbitrable only for TLO and not available for THO. When Timer O is in mode 3, timer 1 can be made-Operate in Made O or Mode 1 or Mode 2, but this is without Th and TRI bits. This is useful b to generate baud rates for

Seveal communication.

J.

S

B

3

S

3

3

3

The Saftworde conthact Is a is given below, ORG ODJOH G CFT MI MO Mor TMOD, # 10h ; Setup Times I in Matel 00010000 Timen 1 CLR ETI; Discible TAMEN 1 interrupt not used 10h LOOPI: CIRTFI & Clean the timer 1 overflow flag. Mov THI, #FEh; Load the instial count into Timer 1 Movill, # och SETB TRI. dasas 290 WAIT; JNB TFI, WAIT; WAIT TELL TAMEN I OVERYLOWS. Nov TMODIFICIER ; Lat or . ; stop the timer. CLR TRI CPL plo ; complement ploo to get high and law. AT1 155 510 SIMP LOOP ! - a - s the source of a s grad END . with ABSume an oscellator is minning at 12MHz controlled 8051 uc write a procision to generate LIKHZ Schare on portifial (pinz) using timer o in Autoreload mode and and An Machine cycle period = 12 = 1,45ec, Perford of square conve = 1 3 = 250 usec. 1005 So, dwation of brigh portion = duration. of low portion. = 125, usec. Time delay = (65536 - Initial count) × Illsec. 1845 Alsec = (65336 - Dorticul opent) × INSEC Insticul count = @ 65536 - 125 Scanned by CamScanner

14! 13 16/65411 Teme delay = (65411)10 = F583h 16 488-3 16/25 ORG OF 30h F583 Time delay = (256 - Initial count) × pusec 125, usec = (856 - Insticul count) × 1, usec Instial count = 256 - 125 - 11989F Insticul count = 830.4. 111 volt ORG 0030b 1.27 1914 12 Set up Tromer O in mode 2 Acto relaxed Mov TMOD, # Oah ; 1.583 3.844 CIR TFO El ETO ; Disable timer o Interrupt . Is not needed. CLR LOOP: MON THO, #83 h. 16 65075 Mov. 710, #83h. 4069 -3. 1) LOOPICS SET B TRO-BACK: JNB TRO BACK. TRO CLR the Machina office forces = 12 - 12 pliz . CPL STRICTER TEO STRICT STRICT STRICT SJMP 100p 1 entry and END. milant - miling offer producer and - 125 L 20 and 2 (trent holls have bridged) - particip agent K (truger harris - spector) - sparting 1 Ć count : 💱 - 5 56 - 121 upita t

Assume as ascellator running at 11.0592 MHz with 8051. Workle a program to generate 1643 square wave at port pto1 using Timer 0. = 1000 µsec . Do A, period of Square wave = 6 4 4 4 4 ON period = off period = 1500 usec. Time delay = (65536 - Ic) × 12 11.0592 MHz. 500 = (65536 - TC) * 12 11.05912 J \$ 500 = (65536 - 2c) × 108 T S Ic = 65536 -462 = 65075 10 = FE33h . # Include ~ Dotel \ 8051. b>. record the latest on estimate i war sould be used # define on 1 # define off o. bit square wave pin = pin // pin 1 of port 1 Vord detay INHZ () // Detay program for 500, sec-SCON REPEAR mato () {TMOD = 0×01; consie (1) { square wave prin = on ; delay IKHZ (); Schrade mare Din = off; delay IKH & (); forth (and a) foliat SHE & JAN 11

S

3

-3

3

-9

-9

3

3

9

9

4

Voed debug IKHZ () { THO = OX FE ; TLO = 0 x 33 ; TRO = ON cobre (! 4FO); TRO = Off TFO z off Several communication in 8051 1.1 8051 Supports -Several communication both synchronous and asynchronous. Senecel communication in 8051. 7 3 Special Junction megisters support They are is SCON magneter (serial control negister) -2) PCON neglister (power control) Sour (Soneal buffer) regrester. ,3 SCON Register :-BALO ন SMI SM2 REN TB8 RB8 TT RY SMO Baud rate 6 Mode SMI Description SMO 6 fosc /12 (fined) 8 bit Sync. comm 0 D 0 C robots (8 bits + 1 start Variable S 1241 1997 . 1 0 4 1 Stop) forced band rate 6 11 bots (8 bots + 1 start 2 0 1 fose / 32, Pose 164 'tstop + pounty) 3 11 bols (8bits + 1start Voustable bould + ist out pounty rate '

19,600.

SM2 :-

-

-9

-9

-

9

4

-9

4

0

In Mode 2 and 3 of this bot is set. It enables multiprocesson communication.

REN :- Receiver enable.

TBB :- Thu is the parity bit transmitted made 2 and 8. <u>RBB</u> :- This is the parity bit transmitted in mode 2 & 3. In case of mode 1, this is the stop bit received; <u>TI</u> :- Transmit intervent flag, This is set by handware when all the contents of SBUF are transmitted. <u>RF</u> :- Receive Intervent flag, when SBUF is full in reception, after accumulating all ships of data, this RI flag is generate, by thandware and is cleared by Sqtware. <u>techn register</u> :- The MSE of peon is smood and this is used to control based nate. <u>Souf</u> :- This is an 8-bit register, The Mc has 2 Sepenate

BUT register thus the SBUT used for transmisston is contre only device the data of this is transmitted using TXD pm. The SBUT used for necesser is need only negreter and this is connected to RXD pm to receive the data.

Mode 0: - Hove RXD pin is used to transmit and received data . Hence it is half dupter.

TXD provides the common reference clock.

Mode 1:-

tlere 10 bets are used with 8 bit chart + 1 8taut + 1 Stop bet. The band mate is variable and it is determined by 8MOD and rimer 1 overflow rate.

Baud rate =
$$\begin{bmatrix} \frac{2^{SMOD}}{32} \end{bmatrix}$$
 (19mer 1 Over low rate)
= $\begin{bmatrix} \frac{2^{SMOD}}{32} \end{bmatrix} \begin{bmatrix} \frac{1}{2} (256 - 741) \end{bmatrix}$.

Tamen is normally used in Mode 2 je, 8 bat

Mode 2 :-

Here, we use 11 bits (86its chart + 1 start + 1 stop + 1 pourty bits). Here band rate is fixed and given by the formula

Baudnate =
$$\left(\begin{array}{c} 3 \\ 6 \\ 4 \end{array}\right) \times fosc$$

Mode 3 :-

Mode 3 is Same as mode 2. bot with the band note josimula of mode 1 is used.

1 MA PARA SALA

Bound rate = $\left[\frac{2^{SMOD}}{32}\right] \left[\frac{18(256-741)}{18(256-741)}\right]$

-> Calculate the bound rate Mode 1 Sentral -mansmession if fose = 12MHz , fose = 11.0592 MHz, Assume SMOD = 0 and THI = 253 deci A, Baudrate = 1 × 10 × 11- 0592 32 (256-253) 22222 = 10416.5% 9600 = 9.6 Kbps. for fosc = 11.0590 => - × 11.0592 × 10 = 9600 = 9.6 Kbps . Ja . \rightarrow Write a program to printiculise 8051 to operate in mode 1 for receiving a sevieal byte through RXB pin. The received data is to be set to port & operate the temer 1 in Autoreland ABSume SMOD = 0. The data is necessed at a band nate of -9.6 Hops and noternal osc freq fasc = 11.0592 MHz. -5 A, the Instial count is calculated as per the formula. Bound marke = 8 5MOD × -fosc 32 12/850 18 (856 - 74 1) 9.6×103 = 1 × 11.0592 × 10 12(256-THI) THI = (853)10. = fph.