



INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad - 500043, Telangana

ELECTRONICS AND COMMUNICATION ENGINEERING

ATTAINMENT OF COURSE OUTCOME - ACTION TAKEN REPORT

Name of the faculty: **Ms. B VEENA** Department: **Electronics and Communication Engineering**
 Regulation: **IARE - UG20** Batch: **2021-2025**
 Course Name: **Digital design through Verilog** Course Code: **AECC49**
 Semester: **VII** Target Value: **60% (1.8)**

Attainment of COs:

Course Outcome	Direct Attainment	Indirect Attainment	Overall Attainment	Observation
CO1 Describe the basic language elements and data flow modelling constructs to implement the combinational and sequential circuits in Verilog	2.30	2.00	2.2	Attained
CO2 Utilize the basic logic gate primitives and user defined primitives for implementing digital circuits in gate level modelling	3.00	2.00	2.8	Attained
CO3 Illustrate the significance of structured procedures in behavioral modeling using blocking and nonblocking procedural assignments	2.30	2.00	2.2	Attained
CO4 Make use of loop and conditional statements to describe the digital circuits in behavioral modeling	3.00	2.00	2.8	Attained
CO5 Identify the methods to specify delays on switch primitives for designing modules with time delays in switch level modeling	3.00	2.10	2.8	Attained
CO6 Distinguish the synchronous and asynchronous sequential state machines for synthesizing the sequential circuits	3.00	2.00	2.8	Attained

Action Taken Report: (To be filled by the concerned faculty / course coordinator)


Course Coordinator


Mentor


Head of the Department

Dr. P. MUNASWAMY M.Tech, Ph.D, MISTE
 Professor & Head
 ELECTRONICS AND COMMUNICATION ENGINEERING
 INSTITUTE OF AERONAUTICAL ENGINEERING
 Dundigal, Hyderabad - 500043 T.S.