

VLSI DESIGN

[illegible]

MODULE-III	DESIGN METRICS AND SUB SYSTEM DESIGN	Classes: 10
Power, Sources of Power Dissipation, Dynamic Power, Static Power, Energy-Delay Optimization, Low Power Architectures, Robustness, Variability, Reliability, Scaling, Statistical Analysis of Variability, Variation-Tolerant Design. Delay, Transient Response, RC Delay Model, Linear Delay Model, Logical Effort of Paths, Timing Analysis Delay Models, Datapath Subsystems, Addition/Subtraction, One/Zero Detectors, Comparators, Counters, Boolean Logical Operations, Coding, Shifters, Multiplication		
MODULE-IV	ROBUST DESIGN OF MEMORIES	Classes: 09
Array Subsystems, SRAM, DRAM, Read-Only Memory, Serial Access Memories, Content-Addressable Memory, Programmable Logic Arrays, Robust Memory Design, Special-Purpose Subsystems.		
MODULE-V	TESTING	Classes: 08
Packaging and Cooling, Power Distribution, Clocks, PLLs and DLLs, I/O, High-Speed Links, Random Circuits, Design Methodology and Tools, Testing, Debugging, and Verification.		
Text Books:		
<ol style="list-style-type: none"> 1. Neil H.E. Weste, David Money Harris, "CMOS VLSI Design –A Circuits and Systems Perspective," Addison –Wesley, 2011 2. Jan M Rabey, "Digital Integrated Circuits," 2nd Edition, Pearson Education, 2003. 3. John F.Wakerly, "Digital Design Principles & Practices", 3rd Edition, 2005, PHI/ Pearson Education Asia, 		
Reference Books:		
<ol style="list-style-type: none"> 1. Wang Alice, Calhoun Benton High smith, Chandrakasan Anantha P., "Sub-threshold Design for Ultra Low-Power Systems," Springer 2006 2. Pucknell, Kamran Eshraghian, "Basic VLSI Design," Third Edition, Prentice Hall of India, 2007. 3. R. Jacob Baker, Harry W.LI., David E.Boyee, "CMOS Circuit Design, Layout and Simulation", Wiley-IEEE Press, USA, 2005. ISBN: 978-0-470-88132-3 4. Calhoun, B., C. Schurgers, A. Wang, A. Chandrakasan, "Low Energy Digital Circuit Design," in <i>Hardware Technology Drivers of Ambient Intelligence</i>, editors Satyen Mukherjee, 2006 Springer. 5. Park, Synghyun, "Towards Low-Power yet High-Performance Networks-on-Chip," <i>Ph.D. Thesis</i>, Massachusetts Institute of Technology, September 2014. 6. Sinangil, Mahmut, "Low-Power and Application-Specific SRAM Design for Energy-Efficient Motion Estimation," <i>Ph.D. Thesis</i> Massachusetts Institute of Technology, June 2012 7. Amirtharajah, Rajeevan, "Design of Low Power VLSI Systems Powered by Ambient Mechanical Vibration," <i>Ph.D. Thesis</i>, Massachusetts Institute of Technology, May 1999. 		
Web References:		
<ol style="list-style-type: none"> 1 http://dspace.mit.edu/handle/1721.1/93776 2 http://dspace.mit.edu/handle/1721.1/75650 3 https://engineering.purdue.edu/~vlsi/ECE559_Fall09/?_ga=2.120672008.1227662350.1573631317.316737531.1573631317 4 Class Notes: http://cobweb.ecn.purdue.edu/~vlsi/ECE559_Fall09 		
E-Text Books:		
<ol style="list-style-type: none"> 1. https://www.springer.com/gp/book/9780387335155 2. http://swarm.cs.pub.ro/~mbarbulescu/SMPA/CMOS-VLSI-design.pdf 		